



CS55N06 AQ3-G

General Description:

CS55N06 AQ3-G, the silicon N-channel Enhanced VDMOSFETs, is obtained by the high density Trench technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is PDFN 5×6, which accords with the RoHS standard.

Features:

- | Fast Switching
- | Low ON Resistance
- | Low Gate Charge
- | Low Reverse transfer capacitances
- | 100% Single Pulse avalanche energy Test
- | Halogen Free



Applications:

Power switch circuit of adaptor and charger.

Absolute (T_c= 25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	60	V
I _D	Continuous Drain Current	55	A
	Continuous Drain Current T _C = 100 °C	38	A
I _{DM} ^{a1}	Pulsed Drain Current	220	A
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS} ^{a2}	Single Pulse Avalanche Energy	135	mJ
P _D	Power Dissipation	69.5	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C

V _{DSS}	60	V
I _D (Silicon limited current)	55	A
R _{DS(ON)Typ}	11	mΩ



Electrical Characteristics (Tc= 25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	60	--	--	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 60V, V _{GS} = 0V, T _a = 25°C	--	--	1	μA
		V _{DS} =48V, V _{GS} = 0V, T _a = 125°C	--	--	100	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+20V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-20V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =20A	--	11	14	mΩ
		V _{GS} =4.5V, I _D =20A		13	16	mΩ
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	0.9	1.4	1.9	V
Pulse width tp ≤ 300μs, δ ≤ 2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C _{iss}	Input Capacitance	V _{DS} =30V, V _{GS} =0V, f=1.0MHz	--	2370	--	pF
C _{oss}	Output Capacitance		--	164	--	
C _{rss}	Reverse Transfer Capacitance		--	123	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	V _{DD} =30V, I _D =10A, R _G = 3Ω, V _{GS} =10V	--	13.1	--	ns
t _r	Rise Time		--	25.1	--	
t _{d(OFF)}	Turn-Off Delay Time		--	60.8	--	
t _f	Fall Time		--	9.0	--	
Q _g	Total Gate Charge	V _{DS} =30V, I _D =20A, V _{GS} =10V	--	50.7	--	nC
Q _{gs}	Gate to Source Charge		--	7.0	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	12.3	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{SD}	Diode Forward Voltage	$I_S=20A, V_{GS}=0V$	--	--	1.2	V
t_{rr}	Reverse Recovery Time	$V_{GS}=0V,$	--	22		ns
Q_{rr}	Reverse Recovery Charge	$I_S=20A,$ $di/dt=100A/us$	--	19.5		nC
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	1.8	$^{\circ}C/W$

Notes:

- ^{a1}: Repetitive rating; pulse width limited by maximum junction temperature
- ^{a2}: $V_{dd}=25V, L=1mH, I_{AS}=17A, Start T_j=25^{\circ}C$
- ^{a3}: Recommend soldering temperature defined by IPC/JEDEC J-STD 020

Characteristics Curve:




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 4. Typical Body Diode Transfer Characteristics




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature




Figure 8. Normalized On Resistance vs Junction Temperature




Figure 9. Maximum Safe Operating




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Figure 12. Drain-to-Source On Resistance vs Gate Voltage and Drain Current




Figure 13. Normalized Threshold Voltage vs Junction Temperature

Test Circuit and Waveform:




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure20.Unclamped Inductive Switching Test Circuit






Figure21.Unclamped Inductive Switching Waveform


Package Information:



Top View
[顶视图]



Bottom View
[背视图]



Side View
[侧视图]

Symbol	Dimensions In Millimeters	
	MIN	MAX
A	0.700	1.200
A3	0.254REF	
D	4.844	5.196
E	5.774	6.326
D1	3.810	4.210
E1	3.375	3.575
D2	4.724	5.076
E2	5.574	5.926
k	1.090	1.490
b	0.250	0.550
e	1.270TYP	
L	0.459	0.811
L1	0.424	0.576
H	0.474	0.826
θ	10°	12°

PDFN5 × 6Package

