



CS6N120 A8R-G

General Description:

CS6N120 A8R-G, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220 which accords with the RoHS standard.

Features:

- Fast Switching
● Low ON Resistance(Rdson<=2.9Ω)
● Low Gate Charge (Typical Data:13.1 nC)
● Low Reverse transfer capacitances(Typical:2.3 pF)
● 100% Single Pulse avalanche energy Test
● Halogen Free



Applications:

Electric welder、Inverter.

Absolute (Tj= 25°C unless otherwise specified):

Table with 4 columns: Symbol, Parameter, Rating, Units. Rows include V_DSS, I_D, I_DM, V_GS, E_AS, dv/dt, P_D, and T_J, T_stg.

Table with 3 columns: Parameter, Value, Unit. Rows include V_DSS (1200 V), I_D (6 A), P_D (205 W), and R_DS(ON)Typ (2.3 Ω).



Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Unit s
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	1200	--	--	V
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=1200V, V_{GS}=0V, T_J=25^\circ\text{C}$	--	--	25	μA
		$V_{DS}=960V, V_{GS}=0V, T_J=125^\circ\text{C}$	--	--	250	μA
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=3.0A$	--	2.3	2.9	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	3.0	--	5.0	V
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Trans conductance	$V_{DS}=30V, I_D=3.0A$	--	7.6	--	S
R_g	Gate resistance	$f=1.0\text{MHz}$	--	3.5	--	Ω
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=25V, f=1.0\text{MHz}$	--	2333	--	pF
C_{oss}	Output Capacitance		--	115	--	
C_{rss}	Reverse Transfer Capacitance		--	1.8	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=6A, V_{DD}=600V, R_G=10\Omega$		34		ns
t_r	Rise Time			27		
$t_{d(OFF)}$	Turn-Off Delay Time			49		
t_f	Fall Time			24		
Q_g	Total Gate Charge	$I_D=6A, V_{DD}=800V, V_{GS}=10V$	--	45	--	nC
Q_{gs}	Gate to Source Charge		--	13	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	18	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)	$T_C = 25\text{ }^\circ\text{C}$	--	--	6	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	24	A
V_{SD}	Diode Forward Voltage	$I_S=6.0\text{A}, V_{GS}=0\text{V}$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=6\text{A}, T_j = 25\text{ }^\circ\text{C}$ $dI_F/dt=100\text{A/us},$ $V_{GS}=0\text{V}$		683	--	ns
Q_{rr}	Reverse Recovery Charge			7240	--	nC
I_{RRM}	Reverse Recovery Current			21	--	A
Pulse width $t_p \leq 300\text{ }\mu\text{s}, \delta \leq 2\%$						

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	0.61	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ\text{C/W}$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=10\text{mH}, I_D=4.5\text{A}, \text{Start } T_j=25\text{ }^\circ\text{C}$

^{a3}: $I_{SD}=6\text{A}, di/dt \leq 100\text{A/us}, V_{DD} \leq BV_{DS}, \text{Start } T_j=25\text{ }^\circ\text{C}$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case




Figure.6 Typical Transfer Characteristics




Figure.7 Typical Body Diode Transfer Characteristics




Figure.8 Typical Drain to Source ON Resistance vs Drain Current




Figure.9 Typical Drian to Source on Resistance vs Junction Temperature




Figure.10 Typical Theshold Voltage vs Junction Temperatu




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure.12 Typical Capacitance vs Drain to Source Voltage




Figure.13 Typical Gate Charge vs Gate to Source Voltage

Test Circuit and Waveform:




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure 20. Unclamped Inductive Switching Test Circuit





Figure 21. Unclamped Inductive Switching Waveform

Package Information:



Items	Values(mm)	
	MIN	MAX
A	9.60	10.6
B	15.0	16.0
B1	8.90	9.50
C	4.30	4.80
C1	2.30	3.10
D	1.20	1.40
E	0.70	0.90
F	0.30	0.60
G	1.17	1.37
H	2.70	3.80
L	12.6	14.8
N	2.34	2.74
Q	2.40	3.00
ϕP	3.50	3.90

TO-220 Package

