

FEATURES

- 240 MSPS Throughput Rate
- Triple 10-Bit D/A Converters
- SFDR
- -70 dB at $f_{CLK} = 50 \text{ M Hz}$, $f_{OUT} = 1 \text{ M Hz}$
- -53 dB at $f_{CLK} = 140 \text{ M H}_{Z}$, $f_{OUT} = 40 \text{ M H}_{Z}$
- RS-343A/RS-170 Compatible Output
- Complementary Outputs
- DAC Output Current Range : 2 mA to 26 mA
- TTL-Compatible Inputs
- Internal Reference: 1.23 V
- Single Supply +5 V/+3.3 V Operation
- Low Power Dissipation (30 mW min @ 3 V)
- Low Power Standby Mode (6 mW typ @ 3 V)
- Industrial Temperature Range (-40°C to +85°C)

GENERAL DESCRIPTION

The CS7123 is a triple high speed, digital-to-analog converter on a single monolithic chip. It consists of three high speed, 10-bit, video D/A converters with complementary outputs, a standard TTL input interface and a high impedance, analog output current source .

The CS7123 has three separate 10-bit-wide input ports. A single +5 V/+3.3 V power supply and clock are all that are required to make the part functional. The CS7123 has addi-tional video control signals, composite SYNC and BLANK.

The CS7123 also has a power-save mode.

The CS7123 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with lower power dissipation. The CS7123 is available in a 48-lead LQFP package.

APPLICATIONS

- Digital Video Systems (1600×1200@ 100 Hz)
- High Resolution Color Graphics
- Digital Radio Modulation
- Image Processing
- Instrumentation
- Video Signal Reconstruction

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057






figure1. FUNCTIONAL BLOCK DIAGRAM

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057

E-mail: sales@chipsea.com Website: http://www.chipsea.com






Figure 2. PIN CONFIGURATION

Pin order	Pin mnemonic	Pin name	Function
1-10	G0-G9	Green pixel data inputs	(TTL compatible), Pixel data is latched on the rising edge of CLOCK.G0 is the least significant data bits.unused pixel data inputs should be connected to either the regular PCB power or ground plane.
11	BLANK	Composite blank control input	(TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The BLANK signal is latched on the rising edge of CLOCK. While BLANK is a logical zero, the R0–R9, G0–G9 and R0–R9 pixel inputs are ignored.
12	SYNC	Composite sync control input	(TTL compatible). A logical zero on the SYNC input switches off a 40 IRE current source. This is internally connected to the IOG analog output.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057

E-mail: sales@chipsea.com Website: http://www.chipsea.com

518057



Pin order	Pin mnemonic	Pin name	Function
			SYNC does not override any other control or data input, therefore, it should only be asserted during the blanking interval. SYNC is latched on the rising edge of CLOCK. If sync information is not required on the green channel, the SYNC input should be tied to logical zero.
13	$\mathbf{V}_{\mathbf{A}\mathbf{A}}$	Analog power supply	(5 V \pm 5%). All V _{AA} pins on the CS7123 must be connected.
14-23	В0-В9	Bule pixel data inputs	(TTL compatible), Pixel data is latched on the rising edge of CLOCK.B0 is the least significant data bits.unused pixel data inputs should be connected to either the regular PCB power or ground plane.
24	CLOCK	Clock input	(TTL compatible). The rising edge of CLOCK latches the R0–R9, G0–G9, B0–B9, SYNC and BLANK pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.
25、26	GND	Ground	All GND pins must be connected.
27	ĪŌB	Differential blue current outputs	(high impedance current sources). These RGB video outputs are specified to directly drive RS-343A and RS-170 video levels into a doubly terminated 75Ω load. If the complementary outputs are not required, these outputs should be tied to ground.
28	IOB	blue current outputs	These high impedance current sources are capable of directly driving a doubly terminated 75Ω coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.
29、30	V_{AA}	Analog power supply	(5 V \pm 5%). All V _{AA} pins on the CS7123 must be connected.
31	ĪOG	Differential green current outputs	(high impedance current sources). These RGB video outputs are specified to directly drive RS-343A and RS-170 video levels into a doubly terminated 75Ω load. If the complementary outputs are not required, these outputs should be tied to ground.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



Pin order	Pin mnemonic	Pin name	Function
32	IOG	green current outputs	These high impedance current sources are capable of directly driving a doubly terminated 75Ω coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.
33	ĪOR	Differential red current outputs	(high impedance current sources). These RGB video outputs are specified to directly drive RS-343A and RS-170 video levels into a doubly terminated 75Ω load. If the complementary outputs are not required, these outputs should be tied to ground.
34	IOR	Red current outputs	These high impedance current sources are capable of directly driving a doubly terminated 75Ω coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.
35	СОМР	Compensation pin	This is a compensation pin for the internal reference amplifier. A $0.1\mu F$ ceramic capacitor must be connected between COMP and V_{AA} .
36	$V_{ m REF}$	Voltage reference input	It is for DACs or voltage reference output (1.235 V)
37	$R_{ m SET}$	A resistor connected between this pin and GND	controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current. The relationship between R_{SET} and the full-scale output current on IOG (assuming ISYNC is connected to IOG) is given by: $R_{SET}=11.445\times V_{REF}/IOG$ (mA) The relationship between R_{SET} and the full-scale output current on IOR, IOG and IOB is given by: $IOR,IOB(mA)=7.992\times V_{REF}$ (V) $IOR,IOB(mA)=7.992\times V_{REF}$ (V) $IOR,IOB(mA)=1.00$
38	PSAVE	Power Save Control Pin	Reduced power consumption is available on the CS7123 when this pin is active.
39-48	R0-R9	Red pixel data inputs	TTL compatible, Pixel data is latched on the rising edge of CLOCK.R0 is the least significant data bits.unused pixel data inputs should be connected to either the regular PCB power or ground plane.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057




Figure 3. The figuration of CS7123

Electronic features:

5V SPECIFICATIONS(VAA=5V \pm 5%, V_{REF}=1.235V, R_{SET}=560 Ω , C_L=10pF, All specifications T_{MIN} to T_{MAX} unless otherwise noted, T_{J MAX} = 110 $^{\circ}$ C)

Para	Min	Тур	Max	Units	Test conditions	
	Resolution (Each DAC)		10		Bits	
STATIC PERFORMANCE	Integral Nonlinearity (INL)	-1	±0.4	+1	LSB	Guaranteed Monotonic
	Differential Nonlinearity(DNL)	-1	±0.25	+1	LSB	
	Input highVoltage, V _{IH}	2			V	
	Input Low Voltage, V _{IL}			0.8	V	
DIGITAL AND	Input Current, I _{IN}	-1		+1	uA	V _{IN} =0.0V
CONTROL INPUTS	PSAVE Pull-Up Current		20		uA	or V _{IN} =VDD
	Input Capacitance, C _{IN}		10		pF	
ANALOG OUTPUTS	Output Current	2.0		26.5	mA	Green DAC Sync=High

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057

E-mail: sales@chipsea.com Website: http://www.chipsea.com

518057



Para	Parameter		Тур	Max	Units	Test conditions
	Output Current	2.0		18.5	mA	R/G/B DAC Sync=Low
	DAC to DAC Matching		1.0	5	%	
	Output Compliance Range, V _{OC}	0		+1.4	V	
	Output Impedance, R _{out}		100		ΚΩ	
	Output Capacitance,C _{OUT}		10		pF	I _{OUT} =0mA
	Offset Error	-0.025		+0.025	%FS R	Test with DAC Output=0
	Gain Error2	-5.0		+5.0	%FS R	FSR=17.62mA
	NCE (Ext. and Int.) Range, VREF	1.12	1.235	1.35	V	
	Digital Supply Current		3.4	9	mA	f _{CLK} =50MHz
	Digital Supply Current		10.5	15	mA	f _{CLK} =140MHz
	Digital Supply Current		18	25	mA	f _{CLK} =240MHz
POWER DISSIPATION	Analog Supply Current		67	72	mA	R _{SET} =560Ω□
	Analog Supply Current		8		mA	R _{SET} =4933Ω□
	Standby Supply Current		2.1	5.0	mA	PSAVE=Low, Digital and Control Inputs at VDD
Power Sup	ply Rejection Ratio		0.1	0.5	%	

5V DYNAMIC SPECIFICATIONS(VAA=5V \pm 5%, V_{REF}=1.235V, R_{SET}=560 Ω , C_L=10pF, All specifications T_{MIN} to T_{MAX} unless otherwise noted, $T_{JMAX}=110$ °C)

7 3 1/11/11				
	Min	Тур	Max	Units
AC LINEARITY				
Spurious-Free Dynamic Range to Nyquist2				
Single-Ended Output				
$f_{CLK}=50MHz$; $f_{OUT}=1.00MHz$		67		dBc
$f_{CLK}=50MHz$; $f_{OUT}=2.51MHz$		67		dBc
$f_{CLK}=50MHz$; $f_{OUT}=5.04MHz$		63		dBc
$f_{CLK}=50MHz$; $f_{OUT}=20.2MHz$		55		dBc
$f_{CLK}=100MHz$; $f_{OUT}=2.51MHz$		62		dBc
$f_{CLK}=100MHz$; $f_{OUT}=5.04MHz$		60		dBc

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



CS7123 Tripe High Speed,10-bit, Video D/A Converter Datasheet V1.0

	Min	Тур	Max	Units
$f_{CLK}=100MHz$; $f_{OUT}=20.2MHz$		54		dBc
$f_{CLK}=100MHz$; $f_{OUT}=40.4MHz$		48		dBc
$f_{CLK}=140MHz$; $f_{OUT}=2.51MHz$		57		dBc
$f_{CLK}=140MHz$; $f_{OUT}=5.04MHz$		58		dBc
$f_{CLK}=140MHz$; $f_{OUT}=20.2MHz$		52		dBc
$f_{CLK}=140MHz$; $f_{OUT}=40.4MHz$		41		dBc
Double-Ended Output	<u> </u>	•	l .	'
f_{CLK} =50MHz; f_{OUT} =1.00MHz		70		dBc
$f_{CLK}=50MHz$; $f_{OUT}=2.51MHz$		70		dBc
$f_{CLK}=50MHz$; $f_{OUT}=5.04MHz$		65		dBc
$f_{CLK}=50MHz$; $f_{OUT}=20.2MHz$		54		dBc
$f_{CLK}=100MHz$; $f_{OUT}=2.51MHz$		67		dBc
$f_{CLK}=100MHz$; $f_{OUT}=5.04MHz$		63		dBc
$f_{CLK}=100MHz$; $f_{OUT}=20.2MHz$		58		dBc
$f_{CLK}=100MHz$; $f_{OUT}=40.4MHz$		52		dBc
$f_{CLK}=140MHz$; $f_{OUT}=2.51MHz$		62		dBc
$f_{CLK}=140MHz$; $f_{OUT}=5.04MHz$		61		dBc
$f_{CLK}=140MHz$; $f_{OUT}=20.2MHz$		55		dBc
$f_{CLK}=140MHz$; $f_{OUT}=40.4MHz$		53		dBc
Spurious-Free Dynamic Range Within a Window				
Single-Ended Output				
f _{CLK} =50MHz; f _{OUT} =1.00MHz; 1MHZ Span		77		dBc
f _{CLK} =50MHz; f _{OUT} =5.04MHz; 2MHZ Span		73		dBc
f _{CLK} =140MHz; f _{OUT} =5.04; 4MHZ Span		64		dBc
Double-Ended Output				
f _{CLK} =50MHz; f _{OUT} =1.00MHz; 1MHZ Span		74		dBc
f _{CLK} =50MHz; f _{OUT} =5.04MHz; 2MHZ Span		73		dBc
f _{CLK} =140MHz; f _{OUT} =5.04; 4MHZ Span		60		dBc
Total Harmonic Distortion				
$f_{CLK}=50MHz$; $f_{OUT}=1.00MHz$; $T_A=25$ °C		66		dBc
f_{CLK} =50MHz; f_{OUT} =1.00MHz; T_{MIN} to T_{MAX}		65		dBc
$f_{CLK}=50MHz$; $f_{OUT}=2.00MHz$		64		dBc
$f_{CLK}=100MHz$; $f_{OUT}=2.00MHz$		63		dBc
$f_{CLK}=140MHz$; $f_{OUT}=2.00MHz$		55		dBc
DAC PERFORMANCE				
Glitch Impulse		10		pVs
DACu Crosstalk (crosstalk)		23		dB
Data Feedthrough		22		dB
Clock Feedthrough		33		dB

Shenzhen Chipsea Technology Co.,Ltd.


ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



5 V TIMING–SPECIFICATIONS (VAA=5V \pm 5% , V_{REF}=1.235V , R_{SET}=560 Ω , C_L=10pF, All specifications T_{MIN} to T_{MAX} unless otherwise noted, T_{J MAX} = 110 $^{\circ}$ C)

Parameter	Min	Тур	Max	Units	Conditions
Analog Output Delay, t ₆		5.5		ns	
Analog Output Rise/Fall Time, t ₇		1.0		ns	
Analog Output Transition Time, t ₈		15		ns	
Analog Output Skew t ₉		1	2	ns	
CLOCK CONTROL					
f _{CLK}	0.5		50	MHz	50MHz Grade
f _{CLK}	0.5		140	MHz	140MHz Grade
f _{CLK}	0.5		240	MHz	240MHz Grade
Data and Control Setup t ₁	1.5			ns	
Data and Control Hold t ₂	2.5			ns	
Clock Pulsewidth High t ₄	1.875	1.1		ns	f _{MAX} =240MHz
Clock Pulsewidth Low t ₅	1.875	1.25		ns	f _{MAX} =240MHz
Clock Pulsewidth High t ₄	2.85			ns	f _{MAX} =140MHz
Clock Pulsewidth Low t ₅	2.85			ns	f _{MAX} =140MHz
Clock Pulsewidth High t ₄	8.0			ns	f _{MAX} =50MHz
Clock Pulsewidth Low t ₅	8.0			ns	f _{MAX} =50MHz
Pipeline Delay, t _{PD}	1.0	1.0	1.0	Clock	
				Cycles	
PSAVE Up Time, t ₁₀		2	10	ns	



Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057

E-mail: sales@chipsea.com Website: http://www.chipsea.com

518057



3V SPECIFICATIONS (VAA=3V \sim 3.6V, V_{REF}=1.235V, R_{SET}=560 \square , C_L=10pF, All specifications T_{MIN} to T_{MAX} unless otherwise noted, T_{J MAX} = 110 $^{\circ}$ C)

	Parameter	Min	Тур	Max	Units	Test conditions
STATIC	Resolution (Each DAC)		10		Bits	
PERFORMA	Integral Nonlinearity (INL)	-1	±0.4	+1	LSB	Guaranteed Monotonic
NCE	Differential Nonlinearity(DNL)	-1	±0.25	+1	LSB	. morrotorno
	Input High Voltage, V _{IH}	2			V	
DIGITAL	Input Low Voltage, V _{IL}			0.8	V	
AND CONTROL	Input Current, I _{IN}	-1		+1	uA	V _{IN} =0.0V 或V _{IN} =VDD
INPUTS	PSAVE Pull-Up Current		20		uA	S V IN - V D D
	Input Capacitance, C _{IN}		10		рF	
	Output Current	2.0		26.5	mA	Green DAC Sync=High
	Output Current	2.0		18.5	mA	R/G/B DAC Sync=Low
	DAC to DAC Matching		1.0	5	%	
ANALOG	Output Compliance Range, V_{OC}	0		+1.4	V	
OUTPUTS	Output Impedance, R _{OUT}		100		ΚΩ	
	Output Capacitance, C _{OUT}		10		pF	I _{OUT} =0mA
	Offset Error	-0.02 5		+0.02 5	%FS R	Test with DAC Output=0
	Gain Error2	-5.0		+5.0	%FS R	FSR=17.62mA
VOLTAGE RE	EFERENCE (Ext. and Int.) ge, VREF	1.12	1.235	1.35	V	
	Digital Supply Current		3.4	9	mA	f _{CLK} =50MHz
	Digital Supply Current		10.5	15	mA	f _{CLK} =140MHz
	Digital Supply Current		18	25	mA	f _{CLK} =240MHz
POWER	Analog Supply Current		67	72	mA	R _{SET} =560□
DISSIPATION	Analog Supply Current		8		mA	R _{SET} =4933□
	Standby Supply Current		2.1	5.0	mA	PSAVE=Low, Digital and Control Inputs at VDD
Power	Supply Rejection Ratio		0.1	0.5	%	

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



3V DYNAMIC SPECIFICATIONS(VAA=3V~3.6V, V_{REF} =1.235V, R_{SET} =560 Ω , C_L =10pF, All specifications T_{MIN} to T_{MAX} unless otherwise noted, T_{JMAX} = 110 $^{\circ}$ C)

Parameter	Min	Тур	Max	Units
AC LINEARITY				
Spurious-Free Dynamic Range to Nyquist2				
Single-Ended Output	<u>.</u>			•
f_{CLK} =50MHz; f_{OUT} =1.00MHz		67		dBc
f_{CLK} =50MHz; f_{OUT} =2.51MHz		67		dBc
f_{CLK} =50MHz; f_{OUT} =5.04MHz		63		dBc
f _{CLK} =50MHz; f _{OUT} =20.2MHz		55		dBc
$f_{CLK}=100MHz$; $f_{OUT}=2.51MHz$		62		dBc
$f_{CLK}=100MHz$; $f_{OUT}=5.04MHz$		60		dBc
$f_{CLK}=100MHz$; $f_{OUT}=20.2MHz$		54		dBc
$f_{CLK}=100MHz$; $f_{OUT}=40.4MHz$		48		dBc
$f_{CLK}=140MHz$; $f_{OUT}=2.51MHz$		57		dBc
$f_{CLK}=140MHz$; $f_{OUT}=5.04MHz$		58		dBc
$f_{CLK}=140MHz$; $f_{OUT}=20.2MHz$		52		dBc
f_{CLK} =140MHz; f_{OUT} =40.4MHz		41		dBc
Double-Ended Output				
f _{CLK} =50MHz;f _{OUT} =1.00MHz		70		dBc
f _{CLK} =50MHz;f _{OUT} =2.51MHz		70		dBc
f_{CLK} =50MHz; f_{OUT} =5.04MHz		65		dBc
f_{CLK} =50MHz; f_{OUT} =20.2MHz		54		dBc
f_{CLK} =100MHz; f_{OUT} =2.51MHz		67		dBc
f_{CLK} =100MHz; f_{OUT} =5.04MHz		63		dBc
f_{CLK} =100MHz; f_{OUT} =20.2MHz		58		dBc
$f_{CLK}=100MHz$; $f_{OUT}=40.4MHz$		52		dBc
f_{CLK} =140MHz; f_{OUT} =2.51MHz		62		dBc
f_{CLK} =140MHz; f_{OUT} =5.04MHz		61		dBc
f _{CLK} =140MHz; f _{OUT} =20.2MHz		55		dBc
f_{CLK} =140MHz; f_{OUT} =40.4MHz		53		dBc
Spurious-Free Dynamic Range Within a Window				
Single-Ended Output	.	Γ	ı	1
f _{CLK} =50MHz; f _{OUT} =1.00MHz; 1MHZ Span		77		dBc
f _{CLK} =50MHz; f _{OUT} =5.04MHz; 2MHZ Span		73		dBc
f _{CLK} =140MHz; f _{OUT} =5.04; 4MHZ Span		64		dBc
Double-Ended Output	T	Г	1	1
f _{CLK} =50MHz; f _{OUT} =1.00MHz; 1MHZ Span		74		dBc
f _{CLK} =50MHz; f _{OUT} =5.04MHz; 2MHZ Span		73		dBc
f _{CLK} =140MHz; f _{OUT} =5.04; 4MHZ Span		60		dBc
Total Harmonic Distortion				

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057

E-mail: sales@chipsea.com Website: http://www.chipsea.com



CS7123 Tripe High Speed,10-bit, Video D/A Converter Datasheet V1.0

Parameter	Min	Тур	Max	Units
$f_{CLK}=50MHz$; $f_{OUT}=1.00MHz$; $T_A=25$ °C		66		dBc
f_{CLK} =50MHz; f_{OUT} =1.00MHz; T_{MIN} to T_{MAX}		65		dBc
$f_{CLK}=50MHz$; $f_{OUT}=2.00MHz$		64		dBc
$f_{CLK}=100MHz$; $f_{OUT}=2.00MHz$		63		dBc
$f_{CLK}=140MHz$; $f_{OUT}=2.00MHz$		55		dBc
DAC PERFORMANCE				
Glitch Impulse		10		pVs
DACu Crosstalk (crosstalk)		23		dB
Data Feedthrough		22		dB
Clock Feedthrough		33		dB

3V TIMING-SPECIFICATIONS (VAA=3V~3.6V, V_{REF} =1.235V, R_{SET} =560 \square , C_L =10pF, All specifications T_{MIN} to T_{MAX} unless otherwise noted, $T_{J MAX}$ = 110 $^{\circ}$ C)

Parameter	Min	Тур	Max	Units	Conditions
Analog Output Delay, t ₆		7.5		ns	
Analog Output Rise/Fall Time, t ₇		1.0		ns	
Analog Output Transition Time, t ₈		15		ns	
Analog Output Skew t ₉		1	2	ns	
CLOCK CONTROL					
f _{CLK}	0.5		50	MHz	50MHz Grade
f _{CLK}	0.5		140	MHz	140MHz Grade
f _{CLK}	0.5		240	MHz	240MHz Grade
Data and Control Setup t ₁	1.5			ns	
Data and Control Hold t ₂	2.5			ns	
Clock Pulsewidth High t ₄	1.875	1.1		ns	f _{MAX} =240MHz
Clock Pulsewidth Low t ₅	1.875	1.25		ns	f _{MAX} =240MHz
Clock Pulsewidth High t ₄	2.85			ns	f _{MAX} =140MHz
Clock Pulsewidth Low t ₅	2.85			ns	f _{MAX} =140MHz
Clock Pulsewidth High t ₄	8.0			ns	f _{MAX} =50MHz
Clock Pulsewidth Low t ₅	8.0			ns	f _{MAX} =50MHz
Pipeline Delay, t _{PD}	1.0	1.0	1.0	Clock	
				Cycles	
PSAVE Up Time, t ₁₀		2	10	ns	


Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057





The CS7123 contains three 10-bit D/A converters, with three input channels, each containing a 10-bit register.

Digital inputs

CIRCUIT DESCRIPTION

Thirty bits of pixel data (color information) R0–R9, G0–G9 and B0–B9 are latched into the device on the rising edge of each clock cycle. This data is presented to the three 10-bit DACs and then converted to three analog (RGB) output waveforms. See Figure 6.





Figure 6. CS7123 Sequence Diagram

The CS7123 has two additional control signals that are latched to the analog video outputs in a similar fashion. BLANK and SYNC are each latched on the rising edge of CLOCK to maintain synchronization with the pixel data stream.

The BLANK and SYNC functions allow for the encoding of these video synchronization signals onto the RGB video output. This is done by adding appropriately weighted current sources to the analog outputs, as determined by the logic levels on the BLANK and SYNC digital inputs.

Figure 7 shows the analog output, RGB video waveform of the CS7123. The influence of $\overline{\text{SYNC}}$ and $\overline{\text{BLANK}}$ on the analog video waveform is illustrated. Table I details the resultant effect on the analog outputs of $\overline{\text{BLANK}}$ and $\overline{\text{SYNC}}$.

All these digital inputs are specified to accept TTL logic levels.



NOTES:

- 1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75V LOAD.
- 2. VREF = 1.235V, RSET = 530V.
- 3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 7. RGB video Output waveform

Table 1. Video Output Truth Table ($(R_{SET}=530\square, R_{LOAD}=37.5\square)$)

Description	IOG(m A)	IOG(mA)	IOB/IO R	$\overline{\text{IOB}}/\overline{\text{IOR}}$	SYNC	BLANK	DAC data inputs
WHITE LEVEL	26.67	0	18.62	0	1	1	3FFH
VIDEO	Video+ 8.05	18.62- Video	Video	18.62- Video	1	1	Data
VIDEO to BLANK	Video	18.62- Video	Video	18.62- Video	0	1	Data
BLACK LEVEL	8.05	18.62	0	18.62	1	1	000Н
BLACK to BLANK	0	18.62	0	18.62	0	1	000Н
BLANK LEVEL	8.05	18.62	0	18.62	1	0	xxxH
SYNC LEVEL	0	18.62	0	18.62	0	0	xxxH

Clock Input

The CLOCK input of the CS7123 is typically the pixel clock rate of the system. It is also known as the dot rate. The dot rate, and hence the required CLOCK frequency, will be determined by the on-screen resolution, according to the following equation:

518057

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057



Dot Rate = $(Horz Res) \times (Vert Res) \times (Refresh Rate)/(Rerace Factor)$

Horiz Res = Number of Pixels/line.(Line) Vert Res = Number of Pixels/Frame.(Frame)

Refresh Rate = Horizontal Scan Rate. This is the rate at which the screen must be

refreshed, typically 60 Hz for a noninterlaced system or 30 Hz for an

interlaced system.

Retrace Factor = Total Blank Time Factor. This takes into account that the display is

blanked for a certain fraction of the total duration of each frame (e.g.,

0.8).

Therefore, if we have a graphics system with a 1024×1024 resolution, a noninterlaced 60Hz refresh rate and a retrace factor of 0.8, then:

Dot Rate = $1024 \times 1024 \times 60/0.8$ = 76.8MHz

The required CLOCK frequency is thus 78.6 MHz.

All video data and control inputs are latched into the CS7123 on the rising edge of CLOCK, as previously described in the Digital Inputs section. It is recommended that the CLOCK input to the CS7123 be driven by a TTL buffer (e.g., 74F244).

Video Synchronization and Control

The CS7123 has a single composite sync ($\overline{\text{SYNC}}$) input con-trol. Many graphics processors and CRT controllers have the ability of generating horizontal sync (HSYNC), vertical sync (VSYNC) and composite $\overline{\text{SYNC}}$.

In a graphics system that does not automatically generate a composite $\overline{\text{SYNC}}$ signal, the inclusion of some additional logic circuitry will enable the generation of a composite $\overline{\text{SYNC}}$ signal.

The sync current is internally connected directly to the IOG output, thus encoding video synchronization information onto the green video channel. If it is not required to encode sync information onto the CS7123, the SYNC input should be tied to logic low.

Reference Input

The CS7123 contains an onboard voltage reference. The V_{REF} pin is normally terminated to V_{AA} through a 0.1 μF capacitor. Alternatively, the part could, if required, be overdriven by an external 1.23 V reference (AD1580).

518057

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057



A resistance R_{SET} connected between the R_{SET} pin and GND determines the amplitude of the output video level according to Equations for the CS7123:

$$\begin{split} IOG &= 11.445 \times V_{REF} / R_{SET} \\ IOB, IOR &= 7.992 \times V_{REF} / R_{SET} \end{split}$$

D/A Converters

The CS7123 contains three matched 10-bit D/A converters. The DACs are designed using an advanced, high speed, seg-mented architecture. The bit currents corresponding to each digital input are routed to either the analog output (bit = "1") or GND (bit = "0") by a sophisticated decoding scheme. As all this circuitry is on one monolithic device, matching between the three DACs is optimized. As well as matching, the use of identi-cal current sources in a monolithic design guarantees monoto-nicity and low glitch. The onboard operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

Analog Outputs

The CS7123 has three analog outputs, corresponding to the red, green and blue video signals. The red, green and blue analog outputs of the CS7123 are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a 37.5Ω load, such as a doubly terminated 75Ω coaxial cable. Figure 8 shows the required configuration for each of the three RGB outputs connected into a doubly terminated 75Ω load. This arrangement will develop RS-343A video output voltage levels across a 75Ω monitor.

A suggested method of driving RS-170 video levels into a 75 Ω monitor is shown in Figure 9. The output current levels of the DACs remain unchanged, but the source termination resistance, $Z_{S,}$ on each of the three DAC outputs is increased from 75 Ω to 150 Ω .

More detailed information regarding load terminations for various output configurations, including RS-343A and RS-170, is available in an Application Note entitled "Video Formats & Required Load Terminations" available from Analog Devices.

Figure 7 shows the video waveforms associated with the three RGB outputs driving the doubly terminated 75Ω load of Figure 8. As well as the gray scale levels, Black Level to White Level, the diagram also shows the contributions of SYNC and BLANK for the CS7123. These control inputs add appropriately weighted currents to the analog outputs,

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



producing the spe-cific output level requirements for video applications.




Figure 8 Analog Output Termination For RS-343A




Figure 9. Analog Output Termination For RS-170

Gray Scale Operation

The CS7123 can be used for stand-alone, gray scale (mono-chrome) or composite video applications (i.e., only one channel used for video information). Any one of the three channels, RED, GREEN or BLUE can be used to input the digital video data. The two unused video data channels should be tied to logical zero. The unused analog outputs should be terminated with the same load as that for the used channel. In other words, if the red channel is used and IOR is terminated with a doubly terminated 75Ω load (37.5Ω) , IOB and IOG should be termi-nated with 37.5Ω resistors.

Video Output Buffers

The CS7123 is specified to drive transmission line loads, as are most monitors rated. The analog output configurations to drive such loads are described in the Analog Interface

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



section .However, in some applications it may be required to drive long "transmission line" cable lengths. Cable lengths greater than 10 meters can attenuate and distort high frequency analog output pulses. The inclusion of output buffers will compensate for some cable distortion. Buffers with large full power bandwidths and gains between two and four will be required. These buffers will also need to be able to sup-ply sufficient current over the complete output voltage swing. Analog Devices produces a range of suitable op amps for such applications. These include the AD84x series of monolithic op amps. In very high frequency applications (80 MHz), the AD9617 is recommended. More information on line driver buffering circuits is given in the relevant op amp data sheets.

Use of buffer amplifiers also allows implementation of other video standards besides RS-343A and RS-170. Altering the gain components of the buffer circuit will result in any desired video level.

PC Board Layout Considerations

The CS7123 is optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of the CS7123, it is imperative that great care be given to the PC board layout. Figure 25 shows a recommended connection diagram for the CS7123.

The layout should be optimized for lowest noise on the CS7123 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of VAA and GND pins should by minimized to minimize inductive ringing.




Figure 10. Typital Connection Diagram

Ground Planes

The CS7123 and associated analog circuitry, should have a separate ground plane referred to as the analog ground plane. This ground plane should connect to the regular PCB ground plane at a single point through a ferrite bead, as illustrated in Figure 25. This bead should be located as close as possible (within three inches) to the CS7123.

The analog ground plane should encompass all CS7123 ground pins, voltage reference circuitry, power supply bypass circuitry, the analog output traces and any output amplifiers.

The regular PCB ground plane area should encompass all the digital signal traces, excluding the ground pins, leading up to the CS7123.

Power Planes

The PC board layout should have two distinct power planes, one for analog circuitry Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057



and one for digital circuitry. The analog power plane should encompass the CS7123 (V_{AA}) and all associated analog circuitry. This power plane should be con-nected to the regular PCB power plane (V_{CC}) at a single point through a ferrite bead, as illustrated in Figure 25. This bead should be located within three inches of the CS7123.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all CS7123 power pins, voltage reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

Supply Decoupling

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors.

Optimum performance is achieved by the use of $0.1~\mu F$ ceramic capacitors. Each of the two groups of V_{AA} should be individually decoupled to ground. This should be done by placing the ca-pacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

It is important to note that while the CS7123 contains cir-cuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power sup-ply noise. A dc power supply filter (Murata BNX002) will pro-vide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

Digital Signal Interconnect

The digital signal lines to the CS7123 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.

Due to the high clock rates used, long clock lines to the CS7123 should be avoided to minimize noise pickup.

518057

Shenzhen Chipsea Technology Co.,Ltd.

ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen

Tel: (86-755) 86169257 Fax: (86-755) 86169057



Analog Signal Interconnect

The CS7123 should be located as close as possible to the reflections. output connectors thus minimizing noise pickup and reflections due to impedence mismatch.

The video output signals should overlay the ground plane and System for Reduced EMI." This application note is available not the analog power plane, thereby maximizing the high fre-from Analog Devices, publication no. E1309–15–10/89. quency power supply rejection.

For optimum performance, the analog outputs should each have should be connected to the regular PCB power plane (V_{CC}) and a source termination resistance to ground of 75 Ω (doubly not the analog power plane. terminated 75 Ω configuration). This termination resistance Analog Signal Interconnect should be as close as possible to the CS7123 to minimize reflections.

Additional information on PCB design is available in an application note entitled "Design and Layout of a Video Graphics

The video output signals should overlay the ground plane and System for Reduced EMI." This application note is available from Analog Devices, publication no. E1309–15–10/8

518057



Shenzhen Chipsea Technology Co.,Ltd. ADD:508,4 Building,Software Park,Hi-Tech Industry Zone,Nanshan District,Shenzhen 518057

Tel: (86-755) 86169257 Fax: (86-755) 86169057

E-mail: sales@chipsea.com Website: http://www.chipsea.com