

Revision History

<u>Rev. No.</u>	<u>History</u>
10	NI 1

1.0 New issue

- 1.1 Revise error typing in
 - Page 1, Description:16-Pin SOP/SSOP to **16-pin SSOP** Page 2, Block Diagram: OUT8 to **OUT7**

Page 3,

- 3.1 Pin Description: 16 constant.. to 8 constant.....
- 3.2 Equivalent Circuit of I/O Pins: INPUNT /
 - OUTPUNT to INPUT / OUTPUT

Issue Date

Aug. 01, 2016 Aug. 03, 2016

Chiplus reserves the right to change product or specification without notice.

i



CS8819

Description	1
Feature	1
Product Family	1
Pin Assignment	2
Typical Operating Circuits	2
Block Diagram	2
Pin Description	3
Equivalent Circuits of I/O Pins	3
Absolute Maximum Ratings (Ta=25 ^O C, Tj (max) = 150 ^O C)	4
Electrical Characteristics (VDD = 3.3 V, Ta = 25 ^O C unless otherwise noted)	5
Electrical Characteristics (VDD = 5.0 V, Ta = 25 ^o C unless otherwise noted)	6
Switching Characteristics (VDD = 3.3 V, Ta = 25 ^O C unless otherwise noted)	7
Switching Characteristics (VDD = 5.0 V, Ta = 25 ^O C unless otherwise noted)	8
Timing Diagram	9
Fast Transient Response	10
Reference Resistor	11
Constant-Current Output	12
Serial Data Interface	12
Stagger Outputs Delay	13
Power Dissipation	14
Order Information	14
Package Outline	15



Description

The CS8819, 8 channel constant current LED driver operates over a $3 \sim 5.5$ V input voltage range. The device provides total 8 open-drain constant current sinking outputs that are rated to 17V and delivers up to 120mA of high accuracy current to each string of LED. The current at each output is programmable by means of one external resistor.

The CS8819 features the fast 25MHz DCK input, allowing large amount data transfer and a wide LED dimming (on/off) range to be implemented. The CS8819 also offers 4-wire serial interface, 8-bit shift registers, and 8-bit latches. The serial interface allows a microcontroller to configure the output channels using four inputs (DI, DCK, LAT, and ENB) and a data output (DO). DO allows multiple drivers to be cascaded and operated together.

The CS8819's on-board pass elements minimize the need for external components, while at the same time, providing $\pm 1.5\%$ LED current accuracy. Additional features include a $\pm 0.1\%$ regulated output current capability and 50ns fast output transient response. The CS8819 is available in a 16-pinSSOP-150mil package and operating over the -40°C to +85°C ambient temperature range.

Feature

- > 8 Constant current output channels
- ➢ 3 ~ 5.5V Operating supply voltage
- > 3~120mA/5V Constant current output range
- > 3~115mA/3.3V Constant current output range
- > 17V Rated output channels for long LED strings
- ▶ ±1.5% (typ.) LED Current accuracy between channels
- ▶ ±3% (typ.) LED Current accuracy between chips
- ±0.1% Output current regulation capability
- 25MHz Clock frequency for data transfer
- > 50ns fast current transient response
- Output current setting by external resister
- Schmitt trigger input
- Power on reset
- Stagger output delay for EMI reduction
- -40°C to +85°C Ambient temperature rang

Product Family

CS8819AD ------ 16SSOP (150mil, 0.635mm lead-pitch)





Typical Operating Circuits



Block Diagram



2



Pin Description

Pin No.	Pin Name	Function
1	GND	GND Pin.
2	DI	Serial input data pin.
3	DCK	Clock input terminal for shift register, rising edge trigger.
4	LAT	Input terminal of data strobe.
5~12	OUT0~OUT7	8 constant current output pin to drive common anode LEDs.
13	ENB	Data output enable pin, when ENABLE=High-level, all OUT0~OUT7 are turned off, and when ENABLE=Low-level, all OUT0~OUT7 are enabled.
14	DO	Serial data output pin for cascade operation.
15	REXT	The external resistor connection pin to adjust the output current.
16	VDD	3.3V~5.5V supply voltage pin.

Equivalent Circuits of I/O Pins



Rev. 1.1

Chiplus reserves the right to change product or specification without notice.

3



■ Absolute Maximum Ratings (Ta=25 ^oC, Tj (max) = 150 ^oC)

Characteristics	Symbol	Rating	Unit
Supply Voltage	VDD	-0.3~7.0	V
Input Voltage	Vin	-0.3 to VDD+0.3	V
Output Current	lout	130	mA
Output Voltage	Vout	-0.3 to 17	V
GND Pin Current	IGND	1100	mA
Clock Frequency	FDCK	25	MHz
Thermal Resistance (On PCB)	Rth (j-a)	16SSOP: 80	°C/W
Operating Temperature	Тор	-40 to 85	°C
Storage Temperature	Tstg	-55 to 150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only and functional operation of the device at these or any other condition beyond those specified is not supported.

(2) All voltage values are with respect to ground terminal.



■ Electrical Characteristics (VDD = 3.3 V, Ta = 25 ^oC unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD		VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND		0.3VDD	v
Output Leakage Current	ILK	VOUT = 17 V			0.1	uA
Output Voltage (DO)	VOL	IOL = 1.43 mA			0.4	V
	VOH	IOH= 1.43 mA	VDD-0.4			v
Output Current Skew (Channel-to-Channel)	dIOUT1	VOUT = 1.0 V		±1.5	±3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT2	Rrext = 720 Ω		±3.0	±6.0	%
Output Current Skew (Channel-to-Channel)	dIOUT3	VOUT = 1.0 V		±1.5	±3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT4	Rrext = 6 K Ω		±3.0	±6.0	%
Output Voltage Regulation	% / VOUT	Rrext = 720 Ω, VOUT = 1V ~ 3V			±0.1	0/ / \ /
Supply Voltage Regulation	% / VDD	Rrext = 720 Ω, VDD = 3V ~ 5.5 V		±0.7	±1	70 / V
	I _{DD1 (off)}	All pins are open unless VDD and GND		1.13		
	I _{DD2 (off)}	input signal is static Rrext = 6.0 KΩ all outputs turn off		1.49		
Supply Current	I _{DD3 (on)}	input signal is static Rrext = 6.0 KΩ all outputs turn on		1.51		mA
	I _{DD4 (off)}	input signal is static Rrext = 720 Ω all outputs turn off		4.21		
	I _{DD5 (on)}	input signal is static Rrext = 720 Ω all outputs turn on	_	4.27		

Rev. 1.1



■ Electrical Characteristics (VDD = 5.0 V, Ta = 25 ^oC unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD		VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND		0.3VDD	v
Output Leakage Current	ILK	VOUT = 17 V			0.1	uA
	VOL	IOL = 1.85 mA			0.4	
Output Voltage (DO)	VOH	IOH= 1.85 mA	VDD-0.4			V
Output Current Skew (Channel-to-Channel)	dIOUT1	VOUT = 1.0 V		±1.5	±3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT2	Rrext = 720 Ω		±3.0	±6.0	%
Output Current Skew (Channel-to-Channel)	dIOUT3	VOUT = 1.0 V		±1.5	±3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT4	Rrext = 6 K Ω		±3.0	±6.0	%
Output Voltage Regulation	% / VOUT	Rrext = 720 Ω, VOUT = 1 V ~ 3 V			±0.1	0/ / \ /
Supply Voltage Regulation	% / VDD	Rrext = 720 Ω, VDD = 3 V ~ 5.5 V		±0.6	±1	70 / V
	I _{DD1 (off)}	All pins are open unless VDD and GND		1.28		
	I _{DD2 (off)}	input signal is static Rrext = 6.0 KΩ all outputs turn off		1.57		
Supply Current	I _{DD3 (on)}	input signal is static Rrext = 6.0 KΩ all outputs turn on		1.63		mA
	I _{DD4 (off)}	input signal is static Rrext = 720 Ω all outputs turn off		4.37		
	I _{DD5 (on)}	input signal is static Rrext = 720 Ω all outputs turn on		4.46		
		6			Re	v 1 1



■ Switching Characteristics (VDD = 3.3 V, Ta = 25 °C unless otherwise noted)

CHARACTE	RISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
	ENB-to-OUT0	tpLH1			50		
('L' to 'H')	LAT-to-OUT0	tpLH2			48		
	DCK-to-DO	tpLH3			31		
	ENB-to-OUT0	tpHL1			45		
('H' to 'L')	LAT-to-OUT0	tpHL2			37		
	DCK-DO	tpHL3	VIH = VDD		31		
	ENB	tw(ENB)	$\frac{1}{2} \text{ Provt} = 720 \text{ O}$	50			
Pulse Duration	LAT	tw(LAT)	RIEXI = 120.52	20			ne
	DCK	tw(DCK)		20			115
Setup Time	LAT	tsu(LAT)	VL = 5.0 V	5			
	DI	tsu(DI)	$RL = 150 \Omega$	4			
Hold Time	LAT	th(LAT)	CL = 13 pF	20			
	DI	th(DI)		4			
DO Rise T	īme	tr(DO)			14		
DO Fall T	tf _(DO)			13			
Output Current Rise Time		tor			21		
Output Current	Fall Time	tof			15		
Output Delay Time (OU	Γ(n)-to-OUT(n+4))	tod			25		



■ Switching Characteristics (VDD = 5.0 V, Ta = 25 ^oC unless otherwise noted)

CHARACTER	ISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Draw a wation Dalaw	ENB-to-OUT0	tpLH1		29			
('L' to 'H')	LAT-to-OUT0	tpLH2			30		
	DCK-DO	tpLH3			26		
	ENB-to-OUT0	tpHL1			25		
('H' to 'L')	LAT-to-OUT0	tpHL2			23		
(DCK-DO	tpHL3	VIH = VDD		27		
	ENB	tw(ENB)	VIL = GIND Provt = 720 O	50			
Pulse Duration	LAT	tw(LAT)	$\left Riex \right = 120.52$	20			
	DCK	tw(DCK)		20			
Setun Time	LAT	tsu(LAT)	VL -5.0 V	5			
	DI	tsu(DI)	$RL = 150 \Omega$	4			
Hold Time	LAT	th(LAT)	CL = 13 pF	20			
	DI	th(DI)		4			
DO Rise Ti	me	tr(DO)			11		
DO Fall Tir	tf(DO)			11			
Output Current Rise Time		tor			18		
Output Current F	all Time	tof			16		
Output Delay Time (OUT	(n)-to-OUT(n+4))	tod			16		



Rev. 1.1



Timing Diagram





ENB-OUT0



■ Fast Transient Response

The CS8819 supports the fast transient response to make high image resolution possible. The ENB pulse width of 50ns is guaranteed to get a complete Vout waveform. Test condition: VL=5V, RL=150 Ω , CL=13pF, Rrext=720 Ω



Output Voltage Waveform @VDD=3.3V

Output Voltage Waveform @VDD=5V



Reference Resistor

The constant current values are determined by an external resistor placed between REXT pin and GND pin. The following formula is utilized to calculate the current value:

I out (mA)= 18.3/ Rrext $(K\Omega)$

Where Rrext is a resistor placed between REXT and GND For example, lout is 25.4mA when Rrext=720 Ω and lout is 3mA when Rrext=6K Ω



CS8819 lout v.s. Rext Curve

Rev. 1.1



■ Constant-Current Output

CS8819 lout V.S. Vout Curve@VDD=3.3V

The current characteristics could maintain invariable in the influence of loading voltage. Therefore, the CS8819 could minimize the interference of different LED forward voltages and produce the constant current. The following figures illustrate the suitable output voltage should be determined in order to keep an excellent performance.



CS8819 lout V.S. Vout Curve@VDD=5V



Serial Data Interface

CS8819 shifts the image data to the register from the DI pin on the rising edge of data clock (DCK). After whole given image data are transferred into 8bits shift register, the image data are loaded into the latch register by a strobe signal (LAT). The latch action is triggered at the rising edge of LAT signal. And the serial data will be shifted out from the DO pin on the synchronization of the rising edge of DCK. Furthermore, the enable signal (ENB) will turn off all outputs when it is set to the high level.



CS8819

DCK				2	3	high — Iow
DI						high — Iow
DO						— high Iow
	tsu(LAT)					hiab
LAT	Î [- low
ENB						— high Iow
						on
OUT[0]	~					— off
OUT[1]						on
						— off
OUT[2]						— off
						on
OUT[3]	·					— off
OUTI41						on
		1				— off
OUT[5]						oni — off
						on
OUT[6]						— off
0.117			1			on
001[/]]				- off

■ Stagger Outputs Delay

Large in-rush currents will be induced when the system activates all the outputs at once. To reduce this interference of EMI, the CS8819 is designed to have a constant length of delay time (around 16ns) between two output groups. The two output groups individually are the first group from OUT0 to OUT3 and the second group from OUT4 to OUT7.





Rev. 1.1

Power Dissipation

When the 8 output channels are turned on, the practical power dissipation is determined by the following equation:

 $PD (practical) = VDD \times IDD + Vout_{(0)} \times Iout_{(0)} \times Duty_{(0)} + \dots + Vout_{(N)} \times Iout_{(N)} \times Duty_{(N)} \quad (where N=0 \text{ to } 7)$

In secure operating conditions, the power consumption of an integrated chip should be less than the maximum permissible power dissipation which is determined by the package types and ambient temperature. The formula for maximum power dissipation is described as follows:

$$PD(max) = \frac{Tj(max)(^{\circ}C) - Ta(^{\circ}C)}{Rth(j-a)(^{\circ}C/Watt)}$$

The PD(max) declines as the ambient temperature raises. Therefore, suitable operating conditions should be designed with caution according to the chosen package and the ambient temperature. The following figure illustrates the relation between the maximum power dissipation and the ambient temperature in the four different packages.

Maximum Power Dissipation v.s. Ambient Temperature



Ambient Temperature Ta (°C)

Order Information

Part No.	Package Type	Lead Pitch
CS8819AD	16L SSOP(150mil)	0.635mm

Chiplus reserves	the right to	change produ	ict or specification	without notice.



CS8819

Package Outline

16L SSOP-150mil



Note:

1.Dimension D does not include mold protrusions or gate burrs.

2.Mold protrusions and gate burrs shall not exceed 0.006 inch per side.

3. JEDEC : MO-137(AB).

3.Plating thickness : 0.3 ~ 0.8 mil.

UNIT	MBOL	А	A1	A2	ь	с	0	D	Е	E1	L	h	L1	ZD	R 1	R	θ	01	θ2
	Min.	1.35	0.10	<u></u>	0.20	0.18	0.000	4.80	5.79	3.81	0.41	0.25	0.264	0.220	0.20	0.20	0*	0*	5*
MM	Nor.	1.63	0.15	<u> </u>	-		BASIC	4.90	5.99	3.91	0.635	-	BASIC	0.229 REF		-		-	10°
	Max.	1.75	0.25	1.50	0.30	0.25		5.00	6.20	3.99	1.27	0.50			0.33		8 *		15°
	Min.	0.053	0.004	I	800.0	0.007	0.005	0.189	0.228	0.150	0.016	0.010	0.010		0.008	0.008	0*	0°	5°
INCH	Nor.	0.064	0.006	-	-	-	BASIC	0.193	0.236	0.154	0.025	-	BASIC	REF	-	-		8-8	10*
	Max.	0.069	0.010	0.059	0.012	0.010		0.197	0.244	0.157	0.050	0.020			0.013		8°	<u></u>	15°