

# **Crystal LAN™ CS8900 Ethernet Controller Technical Reference Manual**

**Version: 1.31  
AN83REV1**

**September 10, 1996**



**Copyright © Crystal Semiconductor Corporation, 1996  
(All Rights Reserved)**

To obtain technical application support, call (800) 888-5016 (from the US and Canada) or 512-442-7555 (from outside the US and Canada), and ask for CS8900 Application Support, or send an email to: [ethernet@crystal.cirrus.com](mailto:ethernet@crystal.cirrus.com)

The information contained in this document is subject to change without notice. Crystal Semiconductor Corporation makes no warranty of any kind with regard to this material including, but not limited to, the implied warranties of merchant ability and fitness for a particular purpose. Crystal Semiconductor Corporation shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This Equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Consult the dealer or an experienced radio/TV technician for help.

This equipment must be used with shielded interface cables. If shielded interface cables are not used, this unit will not comply with FCC specifications and is prohibited.

This document contains information which is protected by copyright. All rights reserved. No part of this document may be photocopied, reproduced, or translated to another language without the prior written consent of Crystal Semiconductor Corporation.

The following are trademarks of Crystal Semiconductor: StreamTransfer, PacketPage, and SMART *Analog*

Other trademarks used in this Technical Reference Manual include:

Ethernet is a registered trademark of Xerox Corp.

Artisoft and LANtastic are registered trademarks of Artisoft, Inc.

Banyan and VINES are registered trademarks of Banyan Systems.

Digital and PATHWORKS are registered trademarks of Digital Equipment Corporation.

Intel is a registered trademark of Intel Corporation.

LAN Server and IBM are registered trademarks of International Business Machines Corp.

Microsoft, LAN Manager, Windows 95, Windows for Workgroups, and Windows NT are registered trademarks of Microsoft.

Novell and Netware are registered trademarks of Novell, Inc.

SCO is a registered trademark of Santa Cruz Organization, Inc.

UNIX is a registered trademark of AT&T Technologies, Inc.

Other product names may be trademarks of their respective companies.

## TABLE OF CONTENTS

<b>CRYSTAL LAN™ CS8900 ETHERNET CONTROLLER TECHNICAL REFERENCE MANUAL .....</b>	<b>1</b>
<b>1.0 INTRODUCTION TO CS8900 TECHNICAL REFERENCE MANUAL.....</b>	<b>6</b>
<b>2.0 HARDWARE DESIGN .....</b>	<b>9</b>
2.1 ETHERNET HARDWARE DESIGN FOR EMBEDDED SYSTEMS AND MOTHERBOARDS .....	9
2.1.1 <i>General Description</i> .....	9
2.1.2 <i>Board Design Considerations</i> .....	9
2.1.2.1 Crystal Oscillator.....	9
2.1.2.2 ISA Bus Interface .....	9
2.1.2.3 External Decode Logic .....	9
2.1.2.4 EEPROM .....	10
2.1.2.5 LEDs.....	10
2.1.2.6 10BASE-T Interface .....	10
2.1.2.7 10BASE-2 and AUI Interfaces.....	10
2.1.3 <i>Logic Schematics</i> .....	11
2.1.4 <i>Component Placement and Signal Routing</i> .....	11
2.1.5 <i>Bill of Material</i> .....	11
2.2 LOW COST ETHERNET COMBO CARD REFERENCE DESIGN: CRD8900 .....	16
2.2.1 <i>General Description</i> .....	16
2.2.2 <i>Board Design</i> .....	16
2.2.2.1 Crystal Oscillator.....	16
2.2.2.2 ISA Bus Interface .....	16
2.2.2.3 External Decode Logic .....	16
2.2.2.4 EEPROM .....	16
2.2.2.5 Socket For Optional Boot PROM .....	17
2.2.2.6 LEDs.....	18
2.2.2.7 10BASE-T Interface .....	18
2.2.2.8 AUI Interface .....	18
2.2.2.9 10BASE-2 Interface .....	18
2.2.3 <i>Logic Schematics</i> .....	19
2.2.4 <i>Component Placement and Routing of Signals</i> .....	19
2.2.5 <i>Bill of Material</i> .....	19
2.3 ADDRESSING THE CS8900: I/O MODE, MEMORY MODE.....	28
2.3.1 <i>I/O mode</i> .....	28
2.3.2 <i>Memory mode</i> .....	28
2.3.2.1 Lower Memory mode .....	28
2.3.2.2 Extended Memory mode.....	29
2.4 LAYOUT CONSIDERATIONS FOR THECS8900 .....	33
2.4.1 <i>General guidelines</i> .....	33
2.4.2 <i>Power supply connections</i> .....	33
2.4.2.1 Two layered printed circuit board (PCB).....	35
2.4.2.2 Multi-layered printed circuit board.....	35
2.4.3 <i>Routing of the digital signals</i> .....	45

2.4.4 Routing of the analog signals .....	45
2.5 RECOMMENDED MAGNETICS FOR THE CS8900 .....	47
<b>3.0 JUMPERLESS DESIGN .....</b>	<b>50</b>
3.1 SERIAL EEPROM.....	50
3.1.1 Reset Configuration Block .....	50
3.1.2 Driver Configuration Information .....	51
3.1.3 Format of Driver Configuration Block .....	51
3.1.3.1 IEEE Physical Address.....	54
3.1.3.2 ISA Configuration Flags.....	54
3.1.3.3 PacketPage Memory Base .....	55
3.1.3.4 Boot PROM Memory Base .....	55
3.1.3.5 Boot PROM Mask .....	55
3.1.3.6 Transmission Control.....	55
3.1.3.7 Adapter Configuration Word.....	55
3.1.3.8 EEPROM Revision .....	56
3.1.3.9 Manufacturing Date .....	56
3.1.3.10 IEEE Physical Address (copy).....	56
3.1.3.11 16-bit Checksum .....	56
3.1.3.12 EISA ID.....	56
3.1.3.13 Serial Number.....	57
3.1.3.14 Serial ID Checksum.....	57
3.1.4 Maintaining EEPROM Information .....	57
3.2 MOTHERBOARD DESIGNS.....	57
3.2.1 BIOS-Based Design Considerations.....	57
3.2.2 Driver Interface with BIOS-Based Configuration .....	58
3.3 OBTAINING IEEE ADDRESSES .....	60
<b>4.0 DEVICE DRIVERS AND SETUP/INSTALLATION SOFTWARE.....</b>	<b>61</b>
4.1 CRYSTAL'S SOFTWARE LICENSING PROCEDURES .....	61
4.2 CONTENTS OF FLOPPY DISKS INCLUDED WITH THIS KIT.....	61
4.3 DOS SETUP AND INSTALLATION UTILITY .....	66
4.3.1 Installation Procedure .....	66
4.3.1.1 Adapter/Auto Configuration Screen .....	67
4.3.1.2 Adapter/Manual Configuration Screen.....	67
4.3.1.3 Diagnostics/Self Test Screen.....	68
4.3.1.4 Driver/Install Screen.....	69
4.3.1.5 Diagnostics/Network Test Screen.....	69
<b>5.0 CS8900: LOW COST, HIGH PERFORMANCE ETHERNET CONTROLLER FOR NON-ISA SYSTEMS.....</b>	<b>71</b>
5.1 THE CS8900 ARCHITECTURE.....	71
5.1.1 ISA bus .....	71
5.1.2 CS8900 in IO mode .....	71
5.1.3 CS8900 in memory mode .....	72
5.1.4 DMA interface of the CS8900 .....	72
5.2 SELECTION OF IO, MEMORY AND DMA MODES .....	73
5.3 DESIGN EXAMPLE: CS8900 INTERFACE TO MC68302.....	74

5.3.1 Address Generation .....	74
5.3.2 Read and write signals .....	75
5.3.3 SBHE* signal .....	75
5.3.4 Other control signals .....	75
5.3.5 Status signals from CS8900 .....	75
5.4 DATABUS (SD[0:15]) CONNECTION.....	75
5.5 CHECKLIST FOR SIGNAL CONNECTIONS TO THECS8900.....	76
5.6 IS THE EEPROM NECESSARY?.....	76
5.7 SUMMARY .....	77
<b>6.0 CONTACTING CUSTOMER SUPPORT AT CRYSTAL .....</b>	<b>78</b>
6.1 CRYSTAL BBS .....	78
6.1.1 Connecting to the BBS.....	78
6.1.2 Guests .....	78
6.1.3 Registered Callers .....	78
<b>7.0 INDEX .....</b>	<b>79</b>

**1.0 Introduction to CS8900 Technical Reference Manual**


This Technical Reference Manual provides the information which will be helpful in designing a board using the CS8900, programming the associated EEPROM, and installing and running the CS8900 device drivers. It is expected that the user of this technical reference manual will have a general knowledge of hardware design, Ethernet, the ISA bus, and networking software. Recommended sources of background information are:

- a) ISA System Architecture by Shanley and Anderson, Mindshare Press, 1992, ISBN 1-881609-05-7
- b) Ethernet, Building a Communication Infrastructure, by Hegering and Lapple,

Addison-Wesley, 1993, ISBN 0-201-62405-2

- c) Netware Training Guide: Networking Technologies, by Debra Niedenmiller-Chaffis, New Riders Publishing, ISBN 1-56205-363-9

As shown in the Figure 1.1, the CS8900 requires a minimum number of external components. The EEPROM stores configuration information such as interrupt number, DMA channel, I-O base address, memory base address, and IEEE Individual Address. The EEPROM can be eliminated on a PC motherboard if that information is stored in the system CMOS. Note also that the Boot PROM is only needed for diskless workstations that boot DOS at system power up, over the network. Also, the LEDs are optional.




**Figure 1.1 - Hardware Application Summary**

The hardware design considerations for both motherboards and adapter cards are discussed in Chapter 2.0. The EEPROM programming considerations are described in Chapter 3.0.

Crystal provides a complete set of device drivers, as discussed in Chapter 4.0. The drivers reside between the networking operating system (NOS) and the CS8900. On the CS8900 side, the drivers understand how to program and read the CS8900 control and status registers, and how to transfer user data between the CS8900 and the PC main memory via the ISA bus. On the NOS side, the drivers provide the standardized services and functions required by the NOS, and hide all details of the CS8900 hardware from the NOS. The EEPROM device programs the CS8900 whenever the a hardware reset occurs, and call also store state/configuration information for the driver.

Crystal’s Software Driver (**Crystal LAN™**) Distribution Policy is as follows. The CS8900 developer kit contains a single-user copy of object code which is available only for internal testing and evaluation purposes. This object code may not be distributed without first signing a LICENSE FOR DISTRIBUTION OF EXECUTABLE SOFTWARE, which may be obtained by contacting your sales representative. The LICENSE FOR DISTRIBUTION OF EXECUTABLE SOFTWARE gives you unlimited, royalty-free rights to distribute Crystal-provided object code.

The drivers supported are shown in Table 1.1.



**Figure 1.2 - Software Application Summary**

<u>Driver</u>	<u>Operating System</u>	<u>Network Operation System</u>
DOS ODI 4.x Client	DOS 6.2 to 3.3, Win 3.1, Windows for Workgroups 3.11	Novell 4.X, 3.X
OS/2 ODI 4.x Client	OS/2 2.2, 2.1, Warp	Novell 4.X, 3.X
ODI 4.x Server		Novell 4.X, 3.X
NDIS 2.x - DOS	DOS 6.2 to 3.3 Win 3.1 DEC Pathworks	LAN Manager, LAN Server, Windows for Workgroups 3.11
NDIS 2.x - OS/2	OS/2 2.2, 2.1, Warp	LAN Manager, LAN Server, Banyan Vines, LANtastic, DEC Pathworks
NDIS 3.x	Windows NT Windows '95 Windows for Workgroups	NT Server, NT Workstation, Novell 4.X, 3.X, 2.X Banyan Server
Packet V1.09	DOS 6.2 to 3.3	TCP/IP stacks including: PC/TCP, SUN PC-NFS, Wollongong
SCO UNIX		
LINUX		
pSOS		
Vx Works		
Boot PROM		Novell 4.X, 3.X, 2.X LAN Manager, LAN Server, Banyan Vines, LANtastic, DEC Pathworks
Setup & Installation Utility	DOS 6.2 to 3.3	

**Table 1.1 - Supported Drivers**



## **2.0 Hardware Design**

This section give design guidance for both embedded and adapter card designs, including recommendations for dealing with the upper ISA address lines (LA[20:23]), choosing transformers, and laying out the board.

### **2.1 Ethernet Hardware Design for Embedded Systems and Motherboards**

This section describes the hardware design of a four-layer, 10BASE-T solution intended for use on PC motherboards, or in other embedded applications. The goal of this design is minimal board space and minimal material cost. Therefore, a number of features (BootPROM, AUI, 10BASE-2) are not supported in this particular PCB design. An example of this circuit is included in this technical reference manual, and is implemented in an ISA form factor. This same circuit can be implemented directly on the processor PCB.

#### **2.1.1 General Description**

The small footprint, high performance and low cost of the CS8900 Ethernet solution, makes the CS8900 an ideal choice for embedded systems like personal computer (PC) mother boards. The very high level of integration in the CS8900 results in a very low component count Ethernet design. This makes it possible to have a complete solution fit in an area of 1.5 square inches. Since the analog filters are integrated on the CS8900, card may more easily be made compliant with FCC part 15 class (B).

#### **2.1.2 Board Design Considerations**

##### **2.1.2.1 Crystal Oscillator**

The CS8900, in this reference design, uses a 20.000 MHz crystal oscillator. The crystal has a maximum load capacitance of 18 pF. The rest of the oscillator circuitry is built internally to the CS8900. Please note that the crystal must be placed very close to XTL1 and XTL2 pins of the CS8900.

This crystal oscillator can be eliminated if accurate clock signal (20.00 MHz +/- 0.01% and 45-55 duty cycle) available in the system.

##### **2.1.2.2 ISA Bus Interface**

The CS8900 has a direct ISA bus interface. Note that the ISA bus interface is simple enough to allow the CS8900 to interface with variety of micro-processors directly or with the help of simple programmable logic like a PAL or a GAL.

This reference design actually has the form factor of an ISA adapter card. In this design, all the ISA bus connections from the CS8900 are directly routed to the ISA connector. The pin-out of the CS8900 is such that if the CS8900 is placed as shown in Figure 2.1.1, there will be almost no cross-over of the ISA signals.

##### **2.1.2.3 External Decode Logic**

The CS8900 can be accessed in I/O mode or memory mode. For this reference design, in memory mode the CS8900 is in the conventional or upper memory of the PC.

That is, it resides in the lower 1 Mega bytes of address space.

To use the CS8900 in extended memory address space requires an external address decoder. This decoder decodes upper 4 bits (LA[20:23]) of 24 bit ISA address lines. In many embedded microprocessors such decodes are available though the microprocessors itself.

Please refer to Section 2.3.2.2 for further information.

#### **2.1.2.4 EEPROM**

A 64 word (64 X16 bit) EEPROM (location U3) is used in the reference design to interface with the CS8900. This EEPROM holds the IEEE assigned Ethernet MAC (physical) address for the board (see Section 3.3). The EEPROM also holds other configuration information for the CS8900. The last few bytes of the EEPROM are used to store information about the hardware configuration and software requirements.

In an embedded system, such as a PC, the system CMOS RAM or any other non-volatile memory can be used to store the IEEE address and Ethernet configuration information. In such a case an EEPROM is not necessary for the CS8900, and the CS8900 will respond to IO addresses 0300h through 030Fh after a reset.

Please refer to the section 3.5 and 3.6 of the CS8900 data sheet for information about programming the EEPROM. Please refer to the Section 3.0 of this document for information about EEPROM internal word assignments.

#### **2.1.2.5 LEDs**

Many embedded systems do not require LEDs for the Ethernet traffic. Therefore this reference design does not implement any LEDs. However, the CS8900 has direct drives for the three LEDs. Please refer to the data sheet for the CS8900 for a description of the LED functions available on the CS8900.

#### **2.1.2.6 10BASE-T Interface**

The 10BASE-T interface for the CS8900 is straight forward. Please refer to Figure 2.2.5 for connections and components of this circuit. Transmit and receive signal lines from the CS8900 are connected to an isolation transformer at location T3. This isolation transformer has a 1:1 ratio between the primary and the secondary windings on the receive side, and a  $1:\sqrt{2}$  (1:1.41) ratio between the primary and the secondary windings for the transmit lines. Resistor R2 provides termination for the receive lines. Resistors R4 and R5 are in series with the differential pair of transmit lines for impedance matching.

#### **2.1.2.7 10BASE-2 and AUI Interfaces**

As many embedded systems require only a 10BASE-T interface, this reference design implements only the 10BASE-T interface. However, should a user require a 10BASE-2 or AUI interface, the CS8900 provides a direct interface to the AUI. Please refer to Section 2.2 of this document for details about the AUI interface.

### 2.1.3 Logic Schematics

Figures 2.1.2 and 2.2.5 detail the logic schematics for the various circuits used in the reference design.

### 2.1.4 Component Placement and Signal Routing

Please refer to the Section 2.4 of this document for more details on the placement of components on the board. It is important

to provide very clean and adequate +5 V and ground connections to the CS8900.

### 2.1.5 Bill of Material

Table 2.1 has a list components that are typically used to assemble this adapter card. For most of the components, there are several alternative manufacturers.

Item	Reference #	Description	Quantity	Vendor	Part Number
1	C2, C5, C7..C14	Capacitor, 0.1 uF, X7R, SMT0805	10		
2	C15, C16, C17	Capacitor, 22 uF, SMT7343	3		
3	R2, R3	Resistor, 24.3, 1%, 1/8W, SMT0805	2		
4	R1	Resistor, 100, 1%, 1/8W, SMT0805	1		
5	R4	Resistor, 4.99K, 1%, SMT0805	1		
6*	X1	Crystal, 20.000 MHz	1	M-tron	ATS-49,20.000 MHz,18 pF
7	J1	Connector, RJ45, 8 pin	1	AMP	555164-1
8	T1	Transformer, 2, 1:1, 1:1.41	1	Valor	ST7011 (SOIC)
9	U1	ISA Ethernet Controller	1	Crystal	CS8900
10*	U3	1K EEPROM	1	Microchip	93C46 (8 pin SOIC)

\* Depending on system resources, these parts may not be needed.

**Table 2.1. CS8900 Motherboard Design Bill of Mater ials**

**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV. B  
P/N CDB8900B**






Figure 2.1.1a. Placement of Components, Top Side


**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV. C  
P/N CDB8900B**




**Figure 2.1.1b. Placement of Components, Solder Side**



**Figure 2.1.2. Overall Schematic**



**Figure 2.1.3. Decoupling Capacitors Schematic**



**Figure 2.1.4. 10BASE-T Schematic**

## **2.2 Low Cost Ethernet Combo Card Reference Design: CRD8900**

This section describes the hardware design of a low-cost, two-layer, full-featured Ethernet solution intended for use in PC ISA-bus. The goal of this design is a high degree of application flexibility. Therefore, a number of features (BootPROM, AUI, 10BASE-2) are supported. An example of this circuit is included in this Technical Reference Manual.

### **2.2.1 General Description**

The CS8900 ISA Ethernet controller is used in this low cost, high performance ISA Ethernet adapter card. This card has AUI, 10BASE-T and 10BASE-2 interfaces. The very high level of integration of the CS8900 results in a very low component count. This makes it possible to design a half height, two layered 16 bit ISA Ethernet adapter card. Since the analog filters are integrated on the CS8900, the card may be compliant with FCC part 15 class (B) compliant.

### **2.2.2 Board Design**

A recommended component placement is shown in Figure 2.2.1, and a recommended board schematics are shown in Figures 2.2.2 to 2.2.7.

#### **2.2.2.1 Crystal Oscillator**

The CS8900, in the reference design, uses a 20.000 MHz crystal oscillator. The crystal that is used in the design has a load capacitance of 18 pF. The rest of the oscillator

circuitry is internal to the CS8900. Please note that the crystal must be placed very close to XTL1 and XTL2 pins of the CS8900.

#### **2.2.2.2 ISA Bus Interface**

The ISA bus connections from the CS8900 can be easily routed to the ISA connector. If the pin-out of the CS8900 is placed as shown in Figure 2.2.1, there will be almost no cross-over of the ISA signals. It is also important to provide very clean and adequate +5 V and ground connections to the CS8900.

#### **2.2.2.3 External Decode Logic**

The CS8900 can be accessed in both I/O and memory modes. The CS8900 internally decodes the SA[0:19] address lines for the lower 1M of memory. The reference design uses an external decode logic to allow the card to also decode the upper 4 bits of the ISA address (LA[23:20]), thus allowing the CS8900 to reside anywhere in extended memory. This decode logic is implemented using a 16R4 PAL at location U4. This logic is configured by the CS8900. The PAL then decodes the upper 4 bits of the ISA address. Please refer to Section 2.3 of this document for further information.

#### **2.2.2.4 EEPROM**

A 64 word (64 X16) EEPROM (location U3) is used in the reference design to interface with the CS8900. This EEPROM holds the IEEE assigned Ethernet MAC (physical) address for the board. (see Section 3.2) The EEPROM also holds other configuration information for the CS8900.



The last few bytes of the EEPROM are used to store information about the hardware configuration and software requirements.

Please refer to the section 3.5 and 3.6 of the CS8900 data sheet for information about programming the EEPROM. Please refer to the Section 3.0 of this document for information about EEPROM internal word assignment.

### 2.2.2.5 Socket For Optional Boot PROM

A socket is provided at location U6 for the optional Boot PROM . This Boot PROM is required in systems that require remote boot capability, for example diskless work stations. The 74LS245 data buffer at U7 is provided for the Boot PROM (See Figure 2.2.4). Inside the CS8900 there are regis-

ters that hold the Boot PROM base address (PacketPage base + 030h) and the Boot PROM address mask (PacketPage base + 034h). A 20 bit address loaded at the Boot PROM base address register indicates the starting location in host memory where the Boot PROM is mapped. The Boot PROM address mask indicates the size of the Boot PROM . The lower 12 bits of the mask are ignored and should be 000h. This limits the 434 Boot PROM size to increments of 4K bytes. The CS8900 will not generate an address decode for the Boot PROM until the Boot PROM base address register and the mask register are loaded. For example, say a 16K Boot PROM is used and it is to be located starting at address 0D0000h. Before this Boot PROM is accessed, load the following registers with the values shown in Table 2.2.1.

Register Word Offset	Hex value	Description
PacketPage Base +		
30h	0000h	Boot PROM Base address - low word
32h	000Dh	Boot PROM Base address - high word
34h	C000h	Boot PROM address mask - low word
36h	000Fh	Boot PROM address mask - high word

**Table 2.2.1. BootPROM Descriptions Stored in CS8900 PacketPage**

The address mask that will be used by the CS8900 is 0FC000h. The CS8900 will compare SA[19:14] with the value 0D0h. Whenever there is a match, it will assert the signal CSOUT\* to generate an address de-

code for the Boot PROM . In the reference design, the same signal is also used to enable the data buffer, 74LS245, at location U7.

### 2.2.2.6 LEDs

A pair of LEDs are provided in the reference design to indicate link OK and line active status. The pair of LEDs are packaged one on the top of the other at location LED1. The top LED is driven by the LINKLED\* pin while the bottom LED is driven by the LANLED\* pin of the CS8900. The top LED lights up when the CS8900 has the link pulse. The bottom LED lights up when the CS8900 transmits or receives a packet or senses a collision. The LEDs are directly driven by the CS8900. Two 680 ohm resistors limit the current flowing through the LED circuitry.

### 2.2.2.7 10BASE-T Interface

The 10BASE-T interface for the CS8900 is straight forward. Please refer to Figure 2.2.5 for connections and components of this circuit. Transmit and receive signal lines from the CS8900 are connected to an isolation transformer at location T3. This isolation transformer has a 1:1 ratio between the primary and the secondary windings on the receive side and 1: $\sqrt{2}$  (1:1.41) ratio between the primary and secondary windings for the transmit lines. Resistor R2 provides termination for the receive lines. Resistors R4 and R5 are in series with the differential pair of transmit lines for impedance matching.

### 2.2.2.8 AUI Interface

Please refer to Figure 2.2.6 for connection of AUI signals to the CS8900. The AUI lines from the 15-pin sub-D connector (location J2) are connected to the CS8900 through an isolation transformer at T2.

This isolation transformer has three windings for three pairs of differential AUI signals: transmit, receive and collision. All three windings have a turns ratio of 1:1 between the primary and secondary windings. Circuitry consisting of R6, R7 and C14 provides impedance termination for the collision differential pair. Circuitry consisting of R8, R9 and C15 provides impedance termination for the receive differential pair. The +12 volt power going out to the AUI connector is safeguarded by the fuse at F1. The AUI interface at J2 can be used to connect external Media Access Units (MAU). These MAUs allow the AUI interfaced to be used to interface with 10BASE-5 or 10BASE-F.

### 2.2.2.9 10BASE-2 Interface

A Crystal Semiconductor 10BASE-2 transceiver IC, the CS83C92C, is used to generate a 10BASE-2 interface for the reference design. Please refer to Figure 2.2.7 for details about the components and connection.

A 12 volt to -9 volt DC to DC voltage converter (location U5) is used to generate an isolated -9 volt supply for the CS83C92C. The DC-DC converter used in the reference design has an enable pin. This enable pin is connected to the HC1 pin of the CS8900. Usually the DC-DC converter is disabled when the 10BASE-2 interface is not used. This not only reduces power used by the adapter card but also eliminates any noise the 10BASE-2 circuitry can induce on the 10BASE-T or AUI interface that may be in use. This reference design uses a “low” enable DC-DC converter. That is, the DC-DC converter is enabled when the enable pin is logic low. However, the board can

be built with a “high” enable DC-DC converter. In such a case, software that controls the enable and disable operations of the DC-DC converter should be modified.

Please refer to the data sheet for the CS83C92C for further information about designing a 10BASE-2 interface. Pay special attention to that data sheets recommendations for signal routing and power dissipation copper lands.

### 2.2.3 Logic Schematics

Figures 2.2.2 through 2.2.7 detail logic schematics for the various circuits used in the reference design.

### 2.2.4 Component Placement and Routing of Signals

Figure 2.2.1 shows the component placement used for the reference design. Figure 2.2.9 shows the routing of signals on the component side of the printed circuit board (PCB) while Figure 2.2.10 shows routing on the solder side. Please refer to Section 2.4 of this document for an explanation and information about placement of components on the board.

### 2.2.5 Bill of Material

Table 2.2.2 contains a list of components that are typically used to assemble this adapter card. For most of the components, there are several alternative manufacturers.

#### **Base Configuration: I/O Mode with 10BASE-T Interface**

Item	Reference #	Description	Quantity	Vendor	Part Number
1	C5,C7,C8,C11..13,C16,C17, C22, C23, C27	Capacitor, 0.1 uF, SMT0805, X7R	11		
2	C1, C10, C19	Capacitor, 22 uF, SMT7343	3		
3	R3	Resistor, 4.99K, 1%, SMT0805	1		
4	R18,R19	Resistor, 681, 5%, 1/8W, SMT0805	2		
5	X1	Crystal, 20.000MHz	1	M-tron	ATS-49,20.000
6	J4	Board Bracket	1	Globe	G436
7	U1	ISA Ethernet Controller	1	Crystal	CS8900
8	U3	1K EEPROM	1	Microchip	93C46
9	R4, R5	Resistor, 24.3, 1%, 1/8W, SMT0805	2		
10	R2	Resistor, 100, 1%, 1/8W, SMT0805	1		
11	C30	Capacitor, 68 pF, SMT0805	1		
12	T3	Transformer, 2, 1:1, 1:1.41	1	Valor	ST7010 (SOIC)
13	J1	Connector, RJ45, 8 pin	1	AMP	555164-1

#### **Memory Mode Option**

Item	Reference #	Description	Quantity	Vendor	Part Number
1	C3	Capacitor, 0.1 uF, SMT0805, X7R	1		
2	U4	PAL	1	AMD	PAL16R4B

**Table 2.2.2 CS8900 COMBO Card Reference Design Bill of Materials**

**Boot PROM Option**

Item	Reference #	Description	Quantity	Vendor	Part Number
1	C2, C4	Capacitor, 0.1 uF, SMT0805, X7R	2		
2	R1	Resistor, 4.7K, 5%, 1/8W, SMT0805	1		
3	U6	32K X 8 EPROM Socket	1		
4	U7	Octal Transceiver	1	TI	74LS245 (SOIC)

**AUI Option**

Item	Reference #	Description	Quantity	Vendor	Part Number
1	C14, C15	Capacitor, 0.1 uF, SMT0805, X7R	2		
2	R6..R9	Resistor, 39.2, 1%, 1/8W, SMT0805	4		
3	F1	Fuse, 1A	1		
4	T2	Transformer, 3, 1:1, 100 uH	1	Valor	ST7033 (SOIC)
5	J2	Connector, 15-pin sub-D	1	AMP	745782-1
6	J2	AUI Slide Latch	1	AMP	745583-5

**10BASE2 Option**

Item	Reference #	Description	Quantity	Vendor	Part Number
1	C18, C20, C21	Capacitor, 0.1 uF, SMT0805, X7R	3		
2	C24	Capacitor, 0.01 uF, 1kV	1	NIC Components	NCD103M1KVZ5U
3	R11..R14	Resistor, 510, 1%, 1/8W, SMT0805	4		
4	R10	Resistor, 1K, 1%, 1/8W, SMT0805	1		
5	R17	Resistor, 1M, 10%, 1/2W, TH	1		
6	R15	Resistor, 10K, 1%, 1/8W, SMT0805	1		
7	R16	Resistor, 121, 1%, 1/8W, SMT0805	1		
8	D1	Diode	1		1N916
9	T1	Transformer, 3, 1:1, 100 uH	1	Valor	ST7033 (SOIC)
10	U2	Ethernet Coax Transceiver	1	Crystal	CS83C92C(28 Pin)
11	U5	DC-DC Converter, 12V - 9V	1	Valor	PM7215
12	J3	Connector, BNC, 50 Ohm	1	AMP	227161-7

**LED Option**

Item	Reference #	Description	Quantity	Vendor	Part Number
1	LED1	Bilevel LEDs	1	Ledtronics	21PCT110T4-G/Y

**Table 2.2.2 (cont.) CS8900 COMBO Card Reference Design Bill of Materials**

**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 COMBO EVAL BOARD REV. B  
P/N CDB8900B**




Figure 2.2.1. Placement of Components







Figure 2.2.2. CS8900 Schematic (Combo Card Application)




**Figure 2.2.3. Power Supply Decoupling Schematic**




**Figure 2.2.4. Boot PROM Schematic**



**Schematic Figure 2.2.5. 10BASE-T Schematic**




**Figure 2.2.6. AUI Schematic**



**Figure 2.2.7. 10BASE-2 Schematic**





**Figure 2.2.8 PAL Decode of LA[20-23]**




Figure 2.2.9. CRD8900 Top-Side Routing




Figure 2.2.10. CRD8900 Bottom Side Routing

## **2.3 Addressing the CS8900: I/O mode, Memory mode**

The CS8900, integrated Ethernet controller, has 20 address pins that directly connect to SA[19:0] of the ISA bus. The CS8900 has an internal address comparator to compare the ISA address with its base address registers.

### **2.3.1 I/O mode**

In IO mode, the lower 16 bits of the ISA address are compared with the address stored in IO Base Address register (Packet Page base + 020h). When an address match occurs and one of the IO command (IOR\* or IOW\*) lines is active, the CS8900 responds to that IO access. The lower 4 bits of address lines are ignored by the address comparator. This dictates that the CS8900 must always be at a 16 byte address boundary of the ISA IO address space. The pin CHIPSEL\* is ignored for an IO mode access.

After RESET the CS8900 responds to IO address 0300h. However, this condition can be modified with use of an EEPROM or by software. Immediately after a reset, the CS8900 reads the EEPROM interfaced to it. If the EEPROM has valid data (valid start data and correct checksum), it will read information stored in the EEPROM to initialize its own registers including the IO base address register. Please refer to section 3.4 and 3.5 of CS8900 datasheet for details about configuration with EEPROM and programming of EEPROM. A CS8900 will always respond to valid IO address (even if its memory mode is enabled).

### **2.3.2 Memory mode**

In the memory mode, there are two options where the CS8900 can be placed in the ISA memory address map, lower memory (below 1 Meg) or extended memory (above 1 Meg). The lower memory typically consists of the conventional memory (up to 640K) and upper memory (640K to 1 Meg. boundary). To access anything in extended memory, the processor (386 and above) is used in the “Enhanced Mode”.

The CS8900 will respond to IO addresses programmed in its IO Base Address Register (Packet Page Base + 020h) even if memory mode is enabled. To enable memory mode, first write a proper 20 bit value to Memory Base Address register at Packet page base + 02Ch & 02Eh. Then set MemoryE (bit 0Ah) in the Bus CTL register (Register 17) to one.

These operations can be performed either by doing writes using IO mode accesses or using an EEPROM as described in section 3.4 and 3.5 of the CS8900 datasheet. The CS8900 will respond to an ISA memory access, if the CHIPSEL\* pin is active (LOW), and the SA[19:0] match the value stored in Memory Base Address Registers. The lower 12 bits of the address lines are always ignored. This dictates that the CS8900 must always be placed at a 4K boundary in the ISA memory address space.

#### **2.3.2.1 Lower Memory mode**

To use a CS8900 in the lower 1 Meg address space, SMEMRD\* and SMEMWR\* lines from the ISA bus are connected to MEMR\* and MEMW\* pins of CS8900 respectively. The SMEMRD\* and

SMEMWR\* signals become active only for the lower 1 Meg of the ISA address space. The CHIPSEL\* pin of the CS8900 should be connected to ground.

### 2.3.2.2 Extended Memory mode

The CS8900 can also be mapped in to the extended memory of a Personal Computer (PC) system. This provides flexibility and more options when several components are installed in a PC with CS8900 based network cards.

To address the CS8900 in extended memory mode, the processor is used in an enhanced mode. In an enhanced mode, 24 bits of ISA address lines are used for address generation. Since the CS8900 accepts 20 bits of address lines, an external address decoder circuit is required to decode the 4 upper address bits. The CS8900 has interface pins for external decoder circuit.

This arrangement makes provisions so that the CS8900 can be placed anywhere in the extended memory address map as long as it is at a 4K address boundary. The MEMR\* and MEMW\* signals of the ISA bus are active for any ISA memory space access, therefore, for extended memory mode operation, these signals are connected to the MEMR\* and MEMW\* pins of the CS8900 respectively.

The external address decoder circuit consists of a single and simple Programmable Array Logic like a 16R4 or GAL16V8. Please refer to the schematic shown in Figure 2.3.1 as an example of such a decoder circuit. The PAL16R4 has 4 registers Q[23:20]. These registers are programmed

by the serial input via the inputs EESK (clock), ELCS\* (enable pin) and EEDa-taOut (serial data out). This decoder compares the 4 upper address bits, namely LA[23:20], with the internal programmable register, Q[23:20]. Before memory mode of the CS8900 is enabled, Q[23:20] must be initialized to a proper value.

In the design example, Q[23:20] form a left shift register. The ELCS\* pin of the CS8900 is used in-conjunction with EESK and EEDataOut pins to shift in the data for Q[23:20] serially. To program a value, set the ELSEL bit (bit A in Packet Page base + 040h) to HIGH. Then the EEPROM interface is used to generate the serial data stream on EEDataOut pin (serial data out) with the EESK (serial clock). Whenever ELSEL bit is set, ELCS\* pin becomes active (LOW) instead of EECS\* pin during the EEPROM operations. Since the EECS\* pin remains inactive, the EEPROM that is interfaced to the CS8900 is not enabled.

For the PAL in the design example, one should use a "Program disable" EEPROM command. (Opcode 00000b). For example, if the CS8900 is to be placed at PC memory space of 0A00000h, that means the Q[23:20] should be 0Ah. To program the 16R4, write 040Ah at Packet Page Base + 040h. The instruction will take about 10 micro-seconds to execute.


The electrical connections required to use external logic are shown in Figure 2.5.1. At reset, the CS8900 samples ELCS\* pin and if it is not "LOW", it realizes presence of external address decode logic. The same reset signal also makes ADD\_VALID inactive, and thus prevents a signal CHIPSEL\_b from becoming active until Q[23:20] are initialized. When a host CPU

writes to PacketPage base address + 040h to program values for Q[23:20], the CS8900 then shifts that data serially in to the PAL or GAL. This makes ADD\_VALID signal active.

From this point onwards LA[23:20] are monitored whenever ALE is active (HIGH). When the decode logic finds a match, CHIPSEL\_b signal is asserted. This signal

remains asserted until ALE becomes active and the LA[23:20] do not match with Q[23:20]. The internal decoder of the CS8900 is active only when CHIPSEL\_b is active (LOW).

Figure 2.3.2 shows a simple PALASMTM program for the 16R4 PAL that is used in the design shown in Figure 2.3.1.



**Figure 2.3.1 PAL Decode of LA[20-23]**

```

;PALASM Design Description
;----- Declaration Segment -----
TITLE   High address decoder PATTERN
REVISION
AUTHOR   Deva Bodas
COMPANY  Crystal Semiconductor
DATE     04/01/1994

CHIP    _decoder PAL16R4

;----- PIN Dechrations -----
PIN 1    SCLK           ; Serial clock from the CS8900 pin 4 (EESK)
PIN 2    CS_EL_b       ; External Logic enable from the CS8900 pin 2 (ELCS*)
PIN 3    SDATA         ; Serial data in from the CS8900 pin 5 (EEDataOut)
PIN 4    ALE           ; Address latch enable from the ISA bus
PIN 5    LA23          ; Address 23
PIN 6    LA22          ; Address 22
PIN 7    LA21          ; Address 21
PIN 8    LA20          ; Address 20
PIN 9    RESET         ; ISA reset pin
PIN 11   OE            ; Output enable for the registered outputs
PIN 12   ADD_VALID    COMB; When high, Q[23:20] are programmed
PIN 13   EQUALH       COMB; Upper 2 bits of address match
PIN 19   EQUALL       COMB; Lower 2 bits of address match
PIN 18   CHIPSEL_b    COMB; CHIPSEL* to the CS8900 pin 7
PIN 14   Q20          REG
PIN 15   Q21          REG
PIN 16   Q22          REG
PIN 17   Q23          REG

```

```

;----- Boolean Equation Segment -----
EQUATIONS

; Serial shift register
;   When CS_EL_b is inactive (1), no change
;   When CS_EL_b is active (0), shift in data

Q20 := (Q20 * CS_EL_b) + (/CS_EL_b * SDATA)
Q21 := (Q21 * CS_EL_b) + (/CS_EL_b * Q20)
Q22 := (Q22 * CS_EL_b) + (/CS_EL_b * Q21)
Q23 := (Q23 * CS_EL_b) + (/CS_EL_b * Q22)

; Decode logic

EQUALL = (Q20:*.LA20) * (Q21:*.LA21) ; *: -> Exclusive NOR operator
EQUALH = (Q22:*.LA22) * (Q23:*.LA23)

CHIPSEL_b = RESET                ; Get set at RESET
            + /ADD_VALID          ; Remain set till address is valid
            + (/ALE * CHIPSEL_b) ; Do not change when ALE is LOW
            + (ALE * /(EQUALL * EQUALH)) ; Clear during ALEif address matches

;   When ALE is active; CS_b goes active if EQUAL[1:2] are true
;   When ALE is inactive; previous state of CS_b is latched.

```

**Figure 2.3.2 PAL Program**



## **2.4 Layout considerations for the CS8900**

The CS8900 is a mixed signal device having digital and analog circuits for an Ethernet communication. While doing the PCB layout and signal connections, it is important to take the following precautions:

- a) Provide a low inductive path to reduce power and ground connection noise.
- b) Provide proper impedance matching especially to the Ethernet analog signals.
- c) Provide low inductive path, wider and short traces, for all analog signals.

It is important that a PCB designer follow suggestions made in this document for proper and reliable operation of the CS8900. These guidelines will also benefit the design with good EMI test results.

### **2.4.1 General guidelines**

Figure 2.4.1 shows component placement for an ISA COMBO Ethernet adapter card using a CS8900. The placement of the CS8900 should be such that the routes of the analog signals and the digital signals are not intermixing. No signal should route beneath the CS8900 on any plane.

### **2.4.2 Power supply connections**

The CS8900 has 3 analog and 4 digital power pin pairs (Vcc and GND). Additional ground connections are provided. Each power pin pair should be connected to a 0.1  $\mu$ F bypass capacitor. Connect the extra ground pins directly the ground plane.

**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 COMBO EVAL BOARD REV. B  
P/N CDB8900B**




Figure 2.4.1. General placement on an ISA adapter card

### **2.4.2.1 Two layered printed circuit board (PCB)**

A two layered PCB has signal traces on the component and solder side of the PCB. Fill unused areas with copper planes. Typically, planes on the component side of the PCB are connected to ground and those on the solder side are connected to VCC or +5 volts.

Provide each pair of power pin with a 0.1  $\mu$ F bypass capacitor. Place each bypass capacitor as close as possible to the corresponding power pin pair. Connect the capacitor to the pads of the power pins by short, wide traces, the other end of these traces should be connected to VCC and GND planes. Figure 2.4.2 and Figure 2.4.3 illustrate ground and power (Vcc) plane connections, respectively.

### **2.4.2.2 Multi-layered printed circuit board**

A multi-layered printed circuit board (PCB) typically has separate ground and power (VCC) planes. Multi-layered PCBs are re-

quired when the component and trace density is high. Often discrete components like resistors and capacitors are placed on the solder side of a printed circuit board.

For a multi layer PCB with all components on one side of the board, follow the power connection guide lines as explained in section 2.4.2.1. Instead of connecting the ground and VCC to the copper fills on the component and solder side of the board, connect them to the internal ground and VCC planes. Figures 2.4.6 through 2.4.11 show the four layers of the four-layer card.

For a multi-layered board the discrete components are to be placed on the solder side of the PCB, bypass capacitors for the CS8900 can be placed on the solder side of the PCB. Each bypass capacitor should be placed beneath the CS8900 and closest to its corresponding power pin pair. Figures 2.4.10 and 2.4.11 illustrate the placement and routing of one bypass capacitor.

CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 COMBO EVAL BOARD REV.B  
P/N CRD8900B





Figure 2.4.2. Ground connection.  
Top layer of two-layer Combo Card

CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 COMBO EVAL BOARD REV.B  
P/N CRD8900B



SOLDER SIDE



Figure 2.4.3. Power (Vcc) Connection.  
Bottom layer of two-layer Board

**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV. B  
P/N CDB8900B**






Figure 2.4.4. Placement of Components, Top Side

**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV. C  
P/N CDB8900B**



**Figure 2.4.5. Placement of Components, Solder Side**

CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV.B  
P/N CDB8900B




COMPONENT SIDE






CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV.B  
P/N CDB8900B



L3 +5V




**CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV.B  
P/N CDB8900B**



L2 GND



CRYSTAL SEMICONDUCTOR CORPORATION  
CS8900 EVAL BOARD REV.B  
P/N CDB8900B




SOLDER SIDE





**Figure 2.4.10. Placement of Decoupling Capacitor  
(Bottom side, under CS8900)**



**Figure 2.4.11. Routing of Decoupling Capacitor  
(Top side, component side)**

### **2.4.3 Routing of the digital signals**

Most of the digital signals from the CS8900 go to the ISA bus connector. Route these signals directly to the connector. Isolate the digital signals from analog signals.

### **2.4.4 Routing of the analog signals**


Routing of the clock signals: Place the 20.000 MHz crystal within one inch of XTL1 (pin #97) and XTL2 (pin #98) pins of the CS8900. The 20.000 MHz crystal traces should be short, have no via, and run on the component side.

Biasing resistor at RES pin of the CS8900: A 4.99 K Ohm resistor is connected between pins RES (pin #93) and AVSS3 (pin #94) of the CS8900. This resistor biases internal analog circuits of the CS8900, and should be placed as close as possible to RES pin (pin #93) of the CS8900.


Routing of the 10BASE-T signals: Four signals are used for 10BASE-T communication, two differential transmit signals and two differential receive signals. An isolation transformer is placed between the transmit and receive traces and a RJ-45 (modular phone jack) connector. The isolation transformer should be placed as close

as possible to the RJ-45 connector. Both transmit and receive signal traces should be routed so they are parallel and of equal length. The signal traces should be on the component side and should have direct and short paths. The widths of the receive signal traces should at least be 25 mil. while widths of the transmit signal traces should be at least 100 mil. This will provide a good impedance matching for the transmit and receive circuitry inside the CS8900. A ground trace should be run parallel to the transmit traces. Also, a ground plane should run underneath the transmit and receive traces on the solder side of a two layered PCB. Please refer to the Figures 2.4.12 and 2.4.13 for illustration of the above guide lines.

Routing of the AUI signals: The CS8900 has three pairs of differential signals connecting it to an Auxiliary Unit Interface (AUI). An isolation transformer separates the three signal pairs and the AUI connector (a 15 pin sub-D connector). The isolation transformer should be placed as close as possible to the AUI connector. Signal traces of each differential pair should be in parallel with equal length and impedance. Thus minimizing differential noise due to impedance mis-match. Place the AUI signal traces on the component side.



**Figure 2.4.12. 10BASE-T Transit  
Layout Details**




**Figure 2.4.13. 10BASE-T Receive  
Layout Details**

**2.5 Recommended Magnetics for the CS8900**

The CS8900 is has two types of Ethernet interfaces 10BASE-T and AUI. For both the interfaces, analog filters are on the chip. The Figure 1 shows typical connection required for either of these interfaces. Please refer to the data sheet of the CS8900 for values of the terminating resistors.

For an AUI interface, an isolation transformer without a common mode choke (CMC) is used.

For the 10BASE-T interface, choice between isolation transformer and isolation transformer with a common mode choke (CMC) depends on the common mode noise that exists on the 10BASE-T lines in a particular system. A common mode choke reduces common mode noise emitted by the 10BASE-T lines. A CMC may be required in certain applications to meet EMI requirements and to meet 10BASE-T common mode output voltage noise specification. The physical dimensions of the isolation transformer and the isolation transformer with a CMC are the same. Both are typically available in a 16 pin DIP or 16 pin SOIC package.



**Figure 2.5.1. Typical CS8900 Ethernet Connection**

Vendor name	Description	Through-hole	Surface-mount
Halo Electronics	Isolation transformer, 100 $\mu$ H	TD01-1006K	TG01-1006N
Pulse Engineering	Isolation transformer, 100 $\mu$ H	PE-64503	PE-65728
Valor Electronics	Isolation transformer, 100 $\mu$ H	LT6033	ST7033

**Table 2.5.1. Partial List of Recommended AUI Transformers**

Vendor name	Description	Through-hole	Surface-mount
Halo Electronics	Isolation Transformer 1:1::1:1.41	TD42-2006Q	TG42-1406N1
Halo Electronics	Transformer with CMC	TD43-2006K	TG43-1406N
Pulse Engineering	Isolation transformer 1:1::1:1.41	PE-65994	PE-65745
	Transformer with CMC	PE-65998	PE-65746
Valor Electronics	Isolation transformer 1:1::1:1.41	PT4069	ST7011
	Transformer with CMC	PT4068	ST7010

**Table 2.5.2. Partial list of Recommended 10BASE-T Transformers**



Company and Address	Telephone	FAX
Halo Electronics, Inc. Redwood City, CA 94063	(415)-568-5800	(415)-568-6161
Pulse Engineering PO Box 12235 San Diego, CA 92112	(619)-674-8100	(619)-674-8262
Valor Electronics 9715 Business Park Avenue, San Diego, CA 92131	(619)-537-2500	(619)-537-2525

**Table 2.5.3. Transformer Vendors**

### 3.0 Jumperless Design

Using the CS8900, both add-in adapters and motherboard solutions can be implemented without hardware jumpers or switches. The CS8900 and media access control (MAC) device drivers obtain configuration information directly from non-volatile memory. For add-in ISA adapters, a serial EEPROM will be connected directly to the CS8900 via the serial interface. Motherboard solutions may use an on-board serial EEPROM or other nonvolatile memory such as a flash EPROM-based BIOS. Typically, a separate software utility is used to initially store and modify the configuration information.

### 3.1 Serial EEPROM

Two types of configuration information is stored in the EEPROM: configuration information automatically loaded into the CS8900 after each reset and driver configuration information used by the MAC driver.

#### 3.1.1 Reset Configuration Block

After each reset (except EEPROM reset) the CS8900 checks to see if an EEPROM is connected. If an EEPROM is present, the CS8900 automatically loads the first block of data stored in the EEPROM into its internal registers. This block of data is referred to as the Reset Configuration Block. It is used to initialize the CS8900 after each reset.

Software resets may occur frequently and performance will be enhanced if chip re-initialization takes as little time as possible. Therefore, since EEPROM readout takes

approximately 25  $\mu$ sec. per word, the length of the Reset Configuration Block should be kept to a minimum.

The MAC drivers provided by Crystal will retain much of the adapter's configuration across software resets. Therefore, the only information required in the Reset Configuration Block when used with Crystal-provided drivers will be the IO base address (if different than the default 300h) and Boot PROM configuration when a Boot PROM is used.

Table 3.1 shows an example of a typical Reset Configuration Block for an adapter with a Boot PROM. The first word of the block indicates the type of EEPROM in use and the length of the Reset Configuration Block (the number of bytes loaded into the CS8900 after reset). The last word of the block contains an 8-bit checksum (in the high byte) of all the bytes in the block. Refer to Section 3.4 of the *CS8900 Data Sheet* for additional information on the operation of the EEPROM.

Addr	Word	Description
00h	A110h	Sequential EEPROM, 16 bytes follow
01h	0020h	1 word into PP_020 (IO Base Addr)
02h	0210h	IO Base Address = 210h
03h	3030h	4 words beginning at PP_030
04h	8000h	Boot PROM base at C8000h
05h	000Ch	
06h	C000h	Boot PROM mask of FC000h (16K)
07h	000Fh	
08h	1600h	Checksum

**Table 3.1. Reset Configuration Block**

### **3.1.2 Driver Configuration Information**

The CS8900 supports random access to 16-bit words in the through software control. Therefore, in addition to the configuration data stored in the Reset Configuration Block automatically loaded by the CS8900 after each reset, additional configuration information can be stored in the EEPROM and accessed by the MAC driver.

Typically, this additional configuration information includes the unique IEEE physical address for the adapter. It may also contain device configuration information used by the MAC driver such as hardware version, media capabilities, and bus configuration (IRQ, DMA, and memory).

### **3.1.3 Format of Driver Configuration Block**

Table 3.2 defines the format of the block of configuration information (referred to as the Driver Configuration Block) required for use with MAC drivers provided by Crystal. Crystal recommends all fields be initialized to their default values before shipping the adapter. Default values for each field are indicated in sections 3.1.3.1 through 3.1.3.14. All reserved fields should be set to zero.

Note: The Driver Configuration Block must start at EEPROM word address 1Ch to ensure compatibility with MAC drivers supplied by Crystal.

Addr.	Description	Bit(s)	Function
1Ch	IA bits[39-32], bits[47-40]	15-0	IEEE individual node address
1Dh	IA bits[ 23-16], bits[31-24]	15-0	IEEE individual node address
1Eh	IA bits[ 7-0], bits[15-8]	15-0	IEEE individual node address
1Fh	ISA Configuration Flags		
	Memory Mode Flag	15	0 = memory mode disabled, 1 = memory mode enabled
	Boot PROM Flag	14	0 = no Boot PROM , 1= Boot PROM installed
	StreamTransfer	13	0 = disabled, 1 = enabled
	DMA Burst	12	0 = disabled, 1 = enabled
	RxDMA Only	11	0 = disabled, 1 = enabled
	Auto RxDMA	10	0 = disabled, 1 = enabled
	DMA Buffer Size	9	0 = 16K, 1 = 64K
	IOCHRDY Enable	8	0 = disabled, 1 = enabled
	Use SA	7	0 = disabled, 1 = enabled
	DMA Channel	6-4	0 = DRQ5, 1 = DRQ6, 2 = DRQ7, 3 = DMA Disable
	IRQ	3-0	0 = IRQ10, 1 = IRQ11, 2 = IRQ12, 3 = IRQ5
20h	PacketPage Mem Base	15-4	12 MSBs of 24-bit address (lower 12 bits assumed = 0)
	Reserved	3-0	Reserved for future use, set to 0
21h	Boot PROM Base	15-4	12 MSBs of 24-bit address (lower 12 bits assumed = 0)
	Reserved	3-0	Reserved for future use, set to 0
22h	Boot PROM Mask	15-4	12 MSBs of 24-bit addr mask (lower 12 bits assumed = 0)
	Reserved	3-0	Reserved for future use, set to 0
23h	Transmission Control		
	HDX/FDX	15	0 = Half-Duplex, 1 = Full-Duplex
	Reserved	14-7	Reserved for future use, set to 0
	Ignore Missing Media	6	0 = Media required for driver to load, 1 = media not required
	Reserved	5-0	Reserved for future use, set to 0
24h	Adapter Configuration		
	Ext. 10B-2 Cable Circuitry	15	0 = Not Present, 1 = Present
	LoRx Squelch	14	0 = LoRx Squelch disabled, 1 = LoRx Squelch enabled
	PolarityDis	13	0 = polarity correction enabled, 1 = pol. correction disabled

**Table 3.2. Format of EEPROM the Driver Configuration Block**

Addr.	Description	Bit(s)	Function
24h	Adapter Configuration		(Continued)
	Optimization Flags	12-11	00 = Server, 01 = DOS Client, 10 = Multi-OS Client
	Reserved	10-8	Reserved for future use, set to 0
	DC/DC Converter Polarity	7	0 = Low enable, 1 = High enable
	Media Type in Use	6-5	0 = Auto Detect, 1 = 10Base-T, 2 = AUI, 3 = 10Base-2
	LA Decode Circuitry	4	0 = Not Present, 1 = Present (Req'd for decode above 1MB)
	HW Standby	3	0 = HW Standby not supported, 1 = HW Standby supported
	10Base-2 Circuitry	2	0 = Not Present, 1 = Present
	AUI Circuitry	1	0 = Not Present, 1 = Present
	10Base-T Circuitry	0	0 = Not Present, 1 = Present
25h	EEPROM Revision	15-0	Revision number of the EEPROM format definition used
26h	Reserved	15-0	Reserved for future use, set to 0
27h	Mfg Date		
	Year	15-9	e.g. 1011111b = 1995, 0000001b = 2001
	Month	8-5	e.g. 1b = Jan, 1100b = Dec
	Day	4-0	e.g. 1b = 1, 11111b = 31
28-2Ah	IEEE Individual Addr	47-0	Copy of words at 1C-1Eh
2Bh	Reserved	15-0	Reserved for future use, set to 0
2Ch	Reserved	15-0	Reserved for future use, set to 0
2Dh	Reserved	15-0	Reserved for future use, set to 0
2Eh	Reserved	15-0	Reserved for future use, set to 0
2Fh	Checksum	15-0	Word-wide checksum of words 1Ch to 2Fh (zero sum)
30h	EISA ID (low word)	15-0	EISA ID bits[7-0], EISA ID bits[15-8]
31h	EISA ID (high word)	15-0	EISA ID bits[23-16], EISA ID bits[31-24]
32h	Serial No (low word)	15-0	32-bit OEM assigned serial number, bits[15-8], bits[7-0]
33h	Serial No (high word)	15-0	32-bit OEM assigned serial number, bits[31-24], bits[23-16]
34h	Serial ID Checksum		
	Marker Byte	15-8	Constant 0Ah in high byte of checksum word
	LFSR Checksum	7-0	8-bit LFSR checksum of words 30h to 33h

**Table 3.2. Format of EEPROM the Driver Configuration Block (cont.)**

### 3.1.3.1 IEEE Physical Address

The format of the 48-bit IEEE physical address as expected by the MAC driver is illustrated by the following example. (Must be initialized by OEM before shipping adapter.)

Example physical address:  
000102030405h

Addr	Word	Description
1Ch	0100h	2 MSB of address (byte reversed)
1Dh	0302h	Middle 2 bytes (byte reversed)
1Eh	0504h	2 LSB of address (byte reversed)

### 3.1.3.2 ISA Configuration Flags

The ISA Configuration Flags specify how the CS8900 will utilize ISA system resources.

#### Bit 15: Memory Mode Flag

Indicates the CS8900 will use shared memory for IO operations. Refer to Section 4.9 of the *CS8900 Data Sheet* for a description of the shared memory interface. Default is disabled.

#### Bit 14: Boot PROM Flag

Indicates a Boot PROM is installed. Refer to Section 3.6 of the *CS8900 Data Sheet* for discussion of Boot PROM. (Must be initialized by OEM before shipping adapter.)

#### Bit 13: StreamTransfer Mode

Refer to Section 5.6 of the *CS8900 Data Sheet* for description of StreamTransfer mode. Default is disabled.

#### Bit 12: DMA Burst

Refer to Section 4.4.3 BusCTL Register of the *CS8900 Data Sheet* for a discussion of DMA Burst control. Default is enabled.

#### Bit 11: RxDMA Only

Refer to Section 5.4 of the *CS8900 Data Sheet* for a description of RxDMA Only mode. Default is disabled.

#### Bit 10: Auto RxDMA

Refer to Section 5.5 of the *CS8900 Data Sheet* for a description of Auto RxDMA mode. Default is disabled.

#### Bit 9: DMA Buffer Size

Refer to Section 5.4 of the *CS8900 Data Sheet* for a discussion of DMA Buffer size. Default is 16K.

#### Bit 8: IOCHRDY Enable

Refer to Section 4.4.3, BusCTL Register, of the *CS8900 Data Sheet* for a discussion of IOCHRDY control. Default is enabled.

#### Bit 7: UseSA

Refer to Section 4.4.3, BusCTL Register, of the *CS8900 Data Sheet* for a discussion of UseSA control. Default is enabled.

#### Bits 6-4: DMA Channel Select

Refer to Section 3.2 of the *CS8900 Data Sheet* for a discussion of DMA channel selection for the CS8900. Default is disabled.

#### Bits 3-0: IRQ Channel Select

Refer to Section 3.2 of the *CS8900 Data Sheet* for a discussion of IRQ channel selection for the CS8900.

Default is IRQ 10.

### 3.1.3.3 PacketPage Memory Base

#### Bits 15-4: 12 MSB of Memory Base Address

The twelve most significant bits of the 24-bit address locating the base of the CS8900's PacketPage memory. The lower twelve bits are assumed to be 0. Default is 0.

**Bits 3-0: Reserved (set to 0)**

### 3.1.3.4 Boot PROM Memory Base

#### Bits 15-4: 12 MSB of Memory Base Address

The twelve most significant bits of the 24-bit address locating the base of the CS8900's PacketPage memory. The lower twelve bits are assumed to be 0. Default is 0.

**Bits 3-0: Reserved (set to 0)**

### 3.1.3.5 Boot PROM Mask

#### Bits 15-4: 12 MSB of Boot PROM Addr. Mask

Twelve-bit Boot PROM address mask. The lower twelve bits are assumed to be 0. Refer to Section 3.6 of the *CS8900 Data Sheet* for a discussion of the Boot PROM mask. Default is 0.

**Bits 3-0: Reserved (set to 0)**

### 3.1.3.6 Transmission Control

#### Bit 15: Full Duplex Mode

Specifies full-duplex or half-duplex mode for transmission. Default is 0 (half-duplex operation).

**Bits 14-7: Reserved (set to 0)**

#### Bit 6: Ignore Missing Media (IMM)

Specifies device driver's behavior if a cable or AUI is not connected during driver initialization. The driver's behavior can be summarized by the following four cases. Default is 0.

CASE 1. (IMM = 0, media autodetect selected, cable not connected)

Driver disables TX/RX and unloads if dynamic load/unload is supported by OS.

CASE 2. (IMM = 0, media type specified [10B-T,AUI,10B-2], cable not connected)

Driver disables TX/RX and unloads if dynamic load/unload is supported by OS.

CASE 3. (IMM = 1, media autodetect selected, cable not connected)

Driver disables TX/RX and unloads if dynamic load/unload is supported by OS.

CASE 4. (IMM = 1, media type specified [10B-T,AUI,10B-2], cable not connected)

Driver remains resident, reports "Media type XXXX not detected", and functions normally if/when the specified cable type is connected.

**Bits 5-0: Reserved (set to 0)**

### 3.1.3.7 Adapter Configuration Word

**Bits 15-13: Reserved (set to 0)**

**Bits 12-11: Optimization Flags**

Used to specify the platform's OS configuration to the driver. Each driver configures the CS8900 for optimum performance based on the platform's OS and driver architecture (NDIS 2X, ODI, NDIS 3X, etc.). Default is DOS (single threaded OS).

**Bits: 10-8: Reserved (set to 0)**

**Bit 7: DC to DC Converter Polarity**

Refer to Section 2.2.2.9. (Must be initialized by OEM before shipping adapter.)

**Bit 6-5: Media Type In Use**

Specifies the type of media the driver should use (10Base-T, AUI, 10Base-2) or if driver should auto-detect media in use. Default is auto-detect.

**Bit 4: Adapter Provides LA Decode Circuitry**

Specifies the presence of LA decode circuitry on the adapter. Refer to Section 2.3.2.2. (Must be initialized by OEM before shipping adapter.)

**Bit 3: Adapter Provides HW Standby Circuitry**

Specifies the presence of hardware standby circuitry on the adapter. Refer to Section 3.7 of the *CS8900 Data Sheet*. (Must be initialized by OEM before shipping adapter.)

**Bit 2: Adapter Provides 10Base-2 Circuitry**

Specifies the presence of 10Base-2 circuitry on the adapter. (Must be initialized by OEM before shipping adapter.)

**Bit 1: Adapter Provides AUI Circuitry**

Specifies the presence of AUI circuitry on the adapter. (Must be initialized by OEM before shipping adapter.)

**Bit 0: Adapter Provides 10Base-T Circuitry**

Specifies the presence of 10Base-T circuitry on the adapter. (Must be initialized by OEM before shipping adapter.)

**3.1.3.8 EEPROM Revision**

Specifies the revision level of the format definition used by this EEPROM. A value of 0 indicates the first revision level, a value of 1 indicates the second revision level, and so on.

**3.1.3.9 Manufacturing Date**

This word is the adapter's manufacture date encoded in 16 bits, YR-MO-DY format. (Must be initialized by OEM before shipping adapter.)

**Bits 15-9: Two Least-significant Digits of Year**

Seven bits for a range of 00 to 99 decimal. A roll-over to 00 will be interpreted as the year 2000.

**Bits 8-5: Month**

Four bits for a range of 01 to 12.

**Bits 4-0 Day**

Five bits for a range of 01 to 31.

**3.1.3.10 IEEE Physical Address (copy)**

This field is a copy of the three words at address 1Ch to 1Eh. (Must be initialized by OEM before shipping adapter.)

**3.1.3.11 16-bit Checksum**

The checksum stored at the end of the block is the 2's complement of the 16-bit sum of all the preceding words in the Driver Configuration Block. (The drivers access the Configuration Block as 16-bit words.) Any carry out of the 16th bit is ignored. Since this checksum value is calculated as the 2's complement of the sum of all the preceding words in the block, a total of 0 should result when the checksum value is added to the sum of the previous words. (Must be initialized by OEM before shipping adapter.)

**3.1.3.12 EISA ID**

The two EISA words make up the 32-bit EISA Product Identification Code.

**Low Word**

These 16 bits make up the 3-letter identifier string of the OEM's EISA ID in 5-bit compressed ASCII. (A = 00001, B = 00010, C = 00011, etc.)

Bits 7-0: High order 8 bits of 16-bit value

Bits 15-8: Low order 8 bits of 16-bit value



**High Word**

These 16 bits make up the OEM's product ID No.

The upper order 11 bits are the product ID number and the lower order 5 bits are the revision number.

Bits 7-0: High order 8 bits of 16-bit value

Bits 15-8: Low order 8 bits of 16-bit value

**3.1.3.13 Serial Number**

The two serial number words make up the unique 32-bit OEM serial number for the adapter.

**Low Word**

Bits 7-0: bits[7-0] of 32-bit serial number

Bits 15-8: bits[15-8] of 32-bit serial number

**High Word**

Bits 7-0: bits[31-24] of 32-bit serial number

Bits 15-8: bits[23-16] of 32-bit serial number

**3.1.3.14 Serial ID Checksum**

Word 34h contains an 8-bit LFSR checksum calculated on the EISA ID and OEM serial number (words 30h to 33h). The 8-bit LFSR checksum is placed in the low byte of 34h. The high byte is padded with the constant 0Ah.

**3.1.4 Maintaining EEPROM Information**

The contents of the EEPROM may either be pre-programmed in a stand-alone EEPROM programmer or programmed af-

ter installation through the CS8900's serial interface. Section 3.5 of the *CS8900 Data Sheet* details the procedure for programming an EEPROM via the CS8900's serial interface. The OEM is left to determine the best procedure for programming EEPROMs via a stand-alone EEPROM programmer.

Crystal provides two utilities for maintaining the configuration information stored in the EEPROM. One is designed to be used by OEMs to initialize the EEPROM's contents before shipping to the end-user

The other is a DOS-based Setup and Installation Utility run by the end-user at the time the adapter is installed. The DOS-based Setup and Installation utility allows the end-user to configure the adapter for a specific system. Refer to Section 3.2 for more information on the DOS-based Setup and Installation Utility.

**3.2 Motherboard Designs**

Motherboard designs may be implemented using an on-board serial EEPROM connected to the CS8900 in the same manner as is used in adapter board designs. However, to save board space and reduce costs, motherboard implementations can store the Driver Configuration Block in the system's BIOS nonvolatile memory.

**3.2.1 BIOS-Based Design Considerations**

For Crystal supplied MAC drivers to interface with a Driver Configuration Block (DCB) stored in BIOS, the DCB's data structure must meet the following requirements:

- 1.) The base of the data structure must be marked by a header consisting of the 8-byte ASCII text string "\$CS8900\$".
- 2.) The header must be located on a 512-byte boundary in the BIOS space between C0000h and FFC00h.
- 3.) The data structure must employ the same format as defined for EEPROM in Table 3.2.

An additional design consideration when storing the Driver Configuration Block in BIOS space concerns the inability to override the CS8900's default configuration after reset. If an EEPROM is not connected to the CS8900, it will always come out of reset using its default configuration. Therefore, when using BIOS space to store configuration information, IO addresses of 300h - 310h must be dedicated to the CS8900.

The CS8900's configuration can be changed from its default values through software control after reset. However, it will always revert to its default configuration after each reset (including software resets). Refer to Table 3.3 of the *CS8900 Data Sheet* for default configuration definitions.

### **3.2.2 Driver Interface with BIOS-Based Configuration**

During initialization, Crystal-provided drivers test for the presence of an EEPROM. If an EEPROM is not detected, the drivers scan the BIOS for the header indicating the start of a Driver Configuration Block. Before using the data in the Driver Configuration Block, the drivers

verify the data in the block is valid using a checksum.

The checksum stored at the end of the block is the 2's complement of the 16-bit sum of all the words in the Driver Configuration Block, excluding the 8 bytes of header. (The drivers access the Configuration Block in BIOS space as 16-bit words.) Any carry out of the 16th bit is ignored. Since this checksum value is calculated as the 2's complement of the sum of all the preceding words in the block, a total of 0 should result when the checksum value is added to the sum of the previous words. Table 3.3 shows the correct format for a data structure storing the Driver Configuration Block in BIOS space.

Byte Offset	Description	Function
00h	Header	8 bytes = "\$CS89XX\$"
08h	Individual Address	IEEE individual address. Same format as word 1Ch in Table 3.2
0Ah	Individual Address	IEEE individual address. Same format as word 1Dh in Table 3.2
0Ch	Individual Address	IEEE individual address. Same format as word 1Eh in Table 3.2
0Eh	ISA Configuration Flags	Same format as word 1Fh in Table 3.2
10h	Packet Page Base	12 MSBs of 24-bit address (lower 12 bits assumed = 0)
12h	Boot PROM Base	12 MSBs of 24-bit address (lower 12 bits assumed = 0)
14h	Boot PROM Mask	12 MSBs of 24-bit addr mask (lower 12 bits assumed = 0)
16h	Transmission Control	Same format as word 23h in Table 3.2
18h	Adapter Configuration	Same format as word 24h in Table 3.2
1Ah	EEPROM Revision	Same format as word 25h in Table 3.2
1Ch	Reserved	Reserved for future use, set to 0
1Eh	Mfg Date	Same format as word 27h in Table 3.2
20h-25h	IEEE Individual Addr	Copy of 6 bytes at offset 08h
26h	Reserved	Reserved for future use, set to 0
28h	Reserved	Reserved for future use, set to 0
2Ah	Reserved	Reserved for future use, set to 0
2Ch	Reserved	Reserved for future use, set to 0
2Eh	Checksum	Word-wide checksum of words 08h to 2Fh (zero sum)
30h	EISA ID (high word)	Same format as word 30h in Table 3.2
32h	EISA ID (low word)	Same format as word 31h in Table 3.2
34h	Serial Number	Same format as word 32h in Table 3.2
36h	Serial Number	Same format as word 33h in Table 3.2
38h	LDSR Checksum	Same format as word 34h in Table 3.2

**Table 3.3. Format of Driver Configuration Block in BIOS space**

### **3.3 Obtaining IEEE Addresses**

Each node of a Local Area Network has a unique address for the media access control (MAC). This makes it possible for that particular node to have unique identity for data communication. This address, known as the IEEE physical address, consists of 48 bits of data. This address is assigned to a LAN physical interface node by the manufacturer of the network interface card.

To ensure uniqueness of the address, 24 bits of out of the 48 bits of the physical address are assigned to the manufacturer by the IEEE standards committee. This 24 bit address is known as Organizationally Unique Identifier (OUI).

The remaining 24 bits of the address are assigned by the manufacturer. For further information and an application for an OUI, please contact the IEEE at the following address:

IEEE Registration Authority,  
IEEE Standards Department,  
445 Hoes Lane, PO Box 1331  
Piscataway, NJ 08855-1331, USA

Telephone: (908) 562-3813  
FAX: (908) 562-1571

Adapter boards shipped as part of Crystal's CS8900 Evaluation Kit are programmed with an IEEE Physical Address obtained from an allotment assigned to Crystal Semiconductor Corp. by the IEEE.

## **4.0 Device Drivers and Setup/Installation Software**

This chapter discusses the software provided by Crystal for use with the CS8900. That software includes a broad family of device drivers, driver-related data files, and utilities. A single-user, evaluation copy of that software is included with this Kit. The following drivers are included in the Kit:

- a) Novell ODI 4.x DOS (for use with Netware clients)
- b) Novell ODI 4.x OS/2 driver (for use with Netware OS/2 clients)
- c) Novell ODI 4.x Server driver
- d) Microsoft NDIS 3.X driver (for use with Windows 95, Windows NT, and Windows for Workgroups)
- e) Microsoft NDIS 2.X DOS driver (for use with many NOSs including Microsoft LAN MANAGER, IBM LAN SERVER, Banyan Vines, LANtastic, DEC Pathworks)
- f) Microsoft NDIS 2.X driver for OS/2
- g) Boot PROM program (for ODI and NDIS) allowing a diskless PC to load a simple LAN driver from PROM and then use the simple driver to boot DOS from a server over the network. Also known as RIPL (Remote Initial Program Load).
- h) Packet Driver V1.09 (for use with TCP/IP protocol stacks, including PC/TCP, SUN PC-NFS, Wollongong)
- i) SCO UNIX driver and installation script

Additionally Crystal provides two utility programs:

- a) DOS Setup and Installation Utility
- b) EEPROM Programming Utility, for use in OEM manufacturing environments.

## **4.1 Crystal's Software Licensing Procedures**

The CS8900 developer's kit contains a single-user copy of object code which is available only for internal testing and evaluation purposes. This object code may not be distributed without first signing a LICENSE FOR DISTRIBUTION OF EXECUTABLE SOFTWARE, which may be obtained by contacting your sales representative. The LICENSE FOR DISTRIBUTION OF EXECUTABLE SOFTWARE gives you unlimited, royalty-free rights to distribute Crystal-provided object code.

## **4.2 Contents of Floppy Disks Included with this Kit**

There are three floppy disks included with the CS8900 Developer's Kit.

Floppy #1, labeled Setup and Device Driver Software, contains the DOS Setup and Installation Utility (see section 4.2), the EEPROM Programming Utility (see section 3.2), and all of the programs and data files needed for all

non-UNIX operating system environments. The directory structure of this floppy is shown in Figure 4.2.1. The naming convention is of the format: EXXXXYYY.ZZZ, where:

E = Ethernet

XXXX = Driver type. For example, ODI, NDS2, NDS3, or PKT


YYY = Bus type. For example, ISA.

ZZZ = Extension required by OS or NOS. For example, COM, SYS, LAN, DOS or OS2.

Note that in some cases the same driver may appear in more than one location on the floppy. This occurs to insure that the file load for each OS or NOS can be made from one sub-directory. For example, the NDIS2 OS/2 driver (ENDS2ISA.OS2) appears in both the LAN Manager and LAN Server sub-directories.

In addition to the drivers, the floppy contains the necessary initialization data files and readme files.

Floppy #2, labeled SCO UNIX, is an archive in 'tar' format and includes the files and scripts needed to install the SCO UNIX driver using the SCO UNIX 'custom' command.

**Figure 4.2.1. File Structure on Disk (part 1 of 3)**

```
root:\
{continued from previous page}

  NETWARE\
    CLIENT\
      DOSODI\
        EODIISA.COM {ODI DOS driver}
        EODIISA.HDI
        EODIISA.INS
        IO.CLI
        MEM.CLI
        NET.CFG
        README.TXT
      OS2ODI\
        EODIISA.OLI
        EODIISA.PRO
        EODIISA.SYS {ODI OS/2 driver}
        EODIISA.TXT
        README.TXT
    SERVER\
      NW3.12\
        EODIISA.HDI
        EODIISA.LAN {ODI Server driver}
        EODIISA.LDI
        EODIISA.MSG
        IO.SRV
        MEM.SRV
        README.TXT
      NW4.X\
        EODIISA.LAN {ODI Server driver}
        EODIISA.LDI
        OEMSETUP.INF
        README.TXT

{continued on next page}
```

**Figure 4.2.1. File Structure on Disk (part 2 of 3)**



```
root:\
  {continued from previous page}

  PCNFS\
    ENDS2ISA.DOS {NDIS 2 DOS driver}
    ENDS2ISA.NIF
    PROTOCOL.INI
    README.TXT
  PKTDRVR\
    EPKTISA.COM {Packet driver}
    README.TXT
  WFW3.1\
    ENDS2ISA.DOS {NDIS 2 DOS driver}
    OEMSETUP.INF
    README.TXT
  WFW3.11\
    ENDS3ISA.386
    ENDS3ISA.DOS {NDIS 3 DOS driver}
    EODIISA.ODI
    OEMSETUP.INF
    README.TXT
  WINNT\
    DISK1
    ENDS3ISA.DLL
    ENDS3ISA.SYS {NDIS 3 driver}
    OEMSETUP.INF
    README.TXT
  WIN95\
    ENDS3ISA.DLL
    ENDS3ISA.SYS {NDIS 3 driver}
    OEMSETUP.INF
    README.TXT
```

**Figure 4.2.1. File Structure on Disk (part 3 of 3)**

### 4.3 DOS Setup and Installation Utility

The DOS Setup and Installation Utility allows you to install a driver (in a non UNIX machine), and to configure a CS8900-based adapter card.

The Utility will copy the appropriate drivers from the floppy disk, and allow the user to select performance options and also configuration settings, for example, interrupt number, DMA channel, IO base address and memory base address. The selected values are stored in the CS8900's EEPROM and will thereafter be loaded from the EEPROM, whenever the CS8900 IC is reset, and whenever this screen is selected.

The Utility is menu driven. The menu items can be selected using either the mouse, or the arrow keys. The arrow keys are enabled by first typing the ALT key.

In an embedded or motherboard application (non-adapter-card application), there may not be an EEPROM attached to the CS8900. In this case, the system BIOS may store the CS8900 configuration information in system memory such as system CMOS. This utility is not applicable to such embedded or motherboard applications.

The utility implements the following algorithm:

```
Scan ISA bus for card with CS8900
IF card present THEN
BEGIN
    If EEPROM not found THEN
    BEGIN
        Display error message.
        EXIT routine.
    END
    Read the configuration from
        EEPROM
    Display the configuration to user
    Allow the user to make changes
    to the configuration
    IF configuration changes made
    THEN update EEPROM
END
ELSE Inform the user that "Card not
present"
```

#### 4.3.1 Installation Procedure

- 1) Install the CS8900-based adapter card into the PC. The adapter must be installed to use the Setup and Installation Utility.
- 2) Place the DOS Setup and Installation Utility diskette into drive A: (or B:).
- 3) From a DOS prompt, type: A:\SETUP (or B:\SETUP)
- 4) The current configuration of the adapter will be displayed. Click on OK or press the Enter key to proceed.
- 4) Use the Adapter/Auto Configuration screen to accept, as a group, all of the recommended configuration settings. If any of these setting as not appropriate, then go to step 5. See section 4.3.1.1 for more details.

5) Use the Adapter/Manual configuration options to manually override any of the recommended configurations setting shown by the Auto Configuration screen. See section 4.3.1.2 for more details.

6) Use Diagnostics/Self Test to test the functionality of the card. See section 4.3.1.3.

7) Use the Driver/Install screen to load the desired drivers. See section 4.3.1.4.

8) Use the Diagnostic/Network Test screen to test the ability of the card to communicate across the Ethernet with another CS8900-based card which is also running the DOS Setup and Installation Utility. See section 4.3.1.5.

#### **4.3.1.1 Adapter/Auto Configuration Screen**

This screen shows the current configuration settings for the card. For a brief description of the configuration parameters, see section 4.3.1.2.

The user must determine if the displayed settings are appropriate for the system, and whether these setting will cause conflicts with any other card in the PC. If all of these setting are appropriate, then the user selects the "CONFIG" option which will save these settings into the EEPROM. The user can then exit the screen. If any of these settings are not appropriate, then the user should exit this screen without selecting CONFIG and then open the Manual Configuration screen.

#### **4.3.1.2 Adapter/Manual Configuration Screen**

This function allows the user to manually assign system resources and other CS8900 features. The user is required to know what system resources can be used without conflicts to other devices.

The current values for the parameters appear on the screen the first time this screen is selected. The settings can then be modified.

A description of the parameters shown on the screen are the following. Side screens shows typical setting values which may be used for each parameter.

- I/O Port Address describes the base address and address range used on the ISA bus to access the CS8900-based card. The base address of 0300h is commonly used for LAN cards.
- Interrupt Request (IRQ) identifies the interrupt used by the CS8900 to communicate with the system software over the PC bus. The chosen IRQ must be uniquely assigned to the CS8900.
- DMA channel - Describes the DMA channel to be used for DMA-only mode , auto-switch DMA mode and Stream Transfer™ mode.
- Shared memory describes the memory base address used if memory mode is selected. In memory mode, memory reads/writes are being utilized to transfer data between the system and the CS8900. A 4K block of memory needs to be assigned.

NOTE: If memory mode is selected, then the user must manually exclude use of that block by the system. This is accomplished by editing the CONFIG.SYS file. For example, if the card uses memory in the address range D000h to D0FFh, you would exclude this range from Windows by adding the following line to the CONFIG.SYS file:

```
device=c:\windows\emmm386.exe x=d000-  
d0ff
```

- **Boot PROM** describes the memory base address of the Boot PROM, if present.
- **Connector type** describes the type of Ethernet media: 10BASE-T, AUI or 10BASE-2.

OS Optimization describes the performance option selected:

- a) **DOS - Maximize Ethernet throughput**, with no attempt to minimize CPU utilization or number of interrupts.
- b) **Windows/Server - Selects a configuration** which minimizes the number of interrupts generated by the CS8900, with no attempt to maximize Ethernet throughput

#### **4.3.1.3 Diagnostics/Self Test Screen**

This function tests the adapter based on the settings that the user has assigned, either from Auto Configuration or Manual Configuration screen. System resources availability can be checked by running this test. Adjustments to the

setup should be manually made if the diagnostics fail.

Failure upon test items such as I/O, IRQ, DMA, and MEM indicate the conflict with other devices on the bus. In this case, the user is prompted to use Manual Configuration screen to eliminate those conflicts.

The tests are run once when the function is entered. The user can then chose to repeat the test by selecting REPEAT. The tests run are the following:

- The **IO Register Read/Write test** insures that the CS8900 can be accessed in IO mode, and that the IO base address is correct. If this test fails, the IO base address should be changed.
- The **EEPROM test** insures that the EEPROM can be read. If the EEPROM can not be read, then the card should be removed from the system.
- The **Chip RAM test** insures that the 4k byte memory internal to the CS8900 is working properly. If both this test, and the shared memory test fail, then the memory base address should be modified and this test run again. If this test fails but the shared memory test passes, then card must be repaired or replaced.
- The **Shared Memory test** insures the memory base address doesn't conflict with other memory assignments in the system. if this test fails, the memory base address must be changed.

- The Internal Loop Back test insures that the card is operating properly. If this test fails, make sure the card is properly attached to the network (check for LED activity for example). If network attachment is confirmed, the card must be repaired or replaced.
- The Interrupt test insures that there are no conflicts on the IRQ assignment. If this test fails the IRQ assignment must be changed.
- The DMA channel test insures that there are no conflicts on the DMA assignment. If this test fails the DMA assignment must be changed.
- The Boot PROM test insures that the Boot PROM is present, and can be read. If this test fails, the Boot PROM was not successfully read due to a hardware problem, or due to a conflicts on the Boot PROM base address assignment.

#### 4.3.1.4 Driver/Install Screen

This screen displays the list of supported drivers. The user identifies the desired driver, and can change the name of the destination directory, if desired. The Utility then copies the driver from that directory, along with any associated required data files, to the destination directory.

Configuration files, e.g., NET.CFG and PROTOCOL.INI are included on the floppy disk. Typically, the user does not need to modify these files. One possible exception applies to Novell installations; if the user wants to change the Ethernet frame type, or the IEEE Individual Ad-

dress, the user will need to manually edit the NET.CFG file in the destination directory. For example, the frame type is selected by including only one of the following four lines in the NET.CFG file of a client:

```
Frame Ethernet_SNAP
```

```
Frame Ethernet_II
```

```
Frame Ethernet_802.2
```

```
Frame Ethernet_802.3
```

In a server, one to four of the following lines should be included in the AUTO-EXEC.NCF file:

```
load EODIISA int=3 port=300
frame=Ethernet_SNAP name=Ethernet_SNAP
```

```
load EODIISA int=3 port=300
frame=Ethernet_II name=Ethernet_II
```

```
load EODIISA int=3 port=300
frame=Ethernet_802.2 name=Ethernet_802.2
```

```
load EODIISA int=3 port=300
frame=Ethernet_802.3 name=Ethernet_802.3
```

The individual address is defined by including the following line in the NET.CFG file:

```
Node address 02:XX:XX:XX:XX:XX
```

where the X..X are replaced by the numeric address, with the most-significant digit occurring on the left.

#### 4.3.1.5 Diagnostics/Network Test Screen

This function lets the user further verify the network connection by transferring data between two CS8900 cards.

This test requires that each of two stations have a CS8900 card installed and have Diagnostics/Network Test program running. The user first sets one station to run Responder, and then sets the other station to run Initiator.

The Responder stays in a loop to wait for a frame to arrive, and then sends back the same frame if the frame was received OK. The Initiator also stay in a

loop that keeps feeding frames to the network and at the same time receiving frames back from the responder. The total number of frames received and transmitted are displayed on the screen, along with a count of the number received/transmitted OK and the number received/transmitted in error. The test can be terminated anytime by the user at either side.

## **5.0 CS8900: Low cost, high performance Ethernet Controller for non-ISA systems**

The CS8900 includes a direct interface to the ISA bus. At the same time, the CS8900 offers a compact, efficient, and cost-effective, full-duplex Ethernet solution for many non-ISA architectures. The purpose of this application note is to illustrate how to interface the CS8900 to non-Intel and non ISA systems.

### **5.1 The CS8900 Architecture**

The CS8900 is a highly integrated Ethernet controller chip. It includes the digital logic, RAM and analog circuitry required for an Ethernet interface. This high level of integration allows a product designer to design an Ethernet interface in 1.5 square inches of space on a printed circuit board. The CS8900 has a powerful memory manager that dynamically allocates the on-chip memory between transmit and receive functions. The on-chip memory manager performs functions in hardware that are many times done by software. This reduces loading on the CPU and on the bus connected to the CS8900. In fact, for 10 Megabit Ethernet, the CS8900 is the highest throughput solution in the market.

The integration of the analog transmit waveform filtering makes it easier to design a board that will pass EMC testing. When the analog filters are external, the PCB traces have fast edge digital waveforms coming out of the IC's 10BASE-T transmitter. The presence of high frequency energy in the fast

edges causes major problem during EMC tests, such as FCC Part 15 class (B) or CISPR class (B). The 10BASE-T signals driven out of the CS8900 are internally filtered with a 5th order Butterworth filter and the signals lack fast edges. Lack of high frequency signals makes it straight forward to design a card that meets FCC class (B) or even CISPR class (B) requirements.

#### **5.1.1 ISA bus**

An ISA bus is a simple, asynchronous bus that can easily be made to interface to most synchronous or asynchronous buses. An ISA bus has separate address and data lines as well as separate control lines for read and write. ISA supports IO address space of 64K bytes and Memory address space 32 Mega bytes..

#### **5.1.2 CS8900 in IO mode**

When the CS8900 is used in an IO mode, it responds in the IO address space of the ISA. The CS8900 responds to an IO access when

- ◆ Either of the bus IO command lines (IOR\* or IOW\*) is active,
- ◆ The address on bus signals SA[0:15] matches the address in the CS8900 IO base address register, and
- ◆ Bus signals AEN, REFRESH\*, TEST\*, SLEEP\* and RESET are inactive.

All other control signals are ignored for the IO operation.

In an IO mode, the CS8900 uses 16 bytes of IO address space. The address map for this mode is described in table 4.5 in the CS8900 datasheet.

### 5.1.3 CS8900 in memory mode

When the CS8900 is used in memory mode, the CS8900 responds in the memory address space of the ISA bus. The CS8900 responds to a memory mode access when

- ◆ The CHIPSEL\* pin is active,
- ◆ Either of the bus memory command lines (MEMR\* or MEMW\*) is active,
- ◆ Both of the IO command lines (IOR\* and IOW\*) are inactive,
- ◆ the address on bus signals SA[0:19] matches the address in the CS8900's Memory Base address register,
- ◆ MemoryE (Bit A) in the CS8900's BusCTL (Register 17) is active and,
- ◆ Bus signals AEN, REFRESH\*, TEST\*, SLEEP\* and RESET are inactive.

In memory mode, all the internal registers of the CS8900 can be accessed directly via memory reads/writes. Please refer to table 4.1 in the CS8900 datasheet for the memory address map.

### 5.1.4 DMA interface of the CS8900

The CS8900 can interface to an external 16-bit DMA channel for receive opera-

tions. A DMA-mode receive operation can be selected by setting either RxDMAOnly (bit 9) or AutoRxDMA (bit 10) in the CS8900's RxCFG (Register 3) register. The CS8900 will request services of an external DMA after a receive frame is accepted by the CS8900, completely received and stored in on chip RAM of the CS8900. The CS8900 generates a request for DMA access (DRQx) signal when it has at least one receive frame that can be transferred to the system memory. The external DMA channel should assert DMACK\* signal when it is ready to transfer data. The DMA controller generates address for the system memory and asserts the AEN signal. When DMACK\* and AEN signals are asserted, the CS8900 provides 16 bits of frame data for every pulse of the IOR\* signal. Notice that the CS8900 ignores address on the SA address lines for this operation. In this way the CS8900 supports "direct mode" of operation of DMA. In direct mode, the external DMA controller generates addresses for the system RAM, and generates the appropriate control signals for the RAM and IO device. The data moves directly from the IO device to the RAM. In the case of the CS8900, the DMA controller generates a write signal for RAM and a read signal for the CS8900. The data flows directly from the CS8900 to the system RAM. The direct mode of DMA operation is 100% more efficient than typical read-followed-by-write DMA operation.

The length of time that the CS8900 holds the DRQ signal active depends upon the DMABurst (bit B) bit of the BusCTL (Register 17) register. If the DMABurst is clear, the DRQ remains



active as long as the CS8900 contains completely received. If 'n' words are to be transferred from the CS8900 to the system RAM, the DRQ signal remains active until the (n-1)th word is transferred. If the DMABurst is set, then the CS8900 deasserts DRQ signal for 1.3 micro-Seconds after every 28 micro-Seconds. This option is provided so that in a system where multiple DMA channels are operational, the DMA used for the CS8900 will not take over the system bus for long periods of time.

## **5.2 Selection of IO, Memory and DMA modes**

The CS8900 always responds to all IO-mode requests. After any reset, the CS8900 responds to default IO base address of 0300h. However, this default IO address can be changed by writing a different base address into a EEPROM connected to the CS8900. After any reset, the CS8900 reads the contents of the EEPROM. If the EEPROM is found valid, then the information in the EEPROM is used by the CS8900 to program its internal registers.

Memory mode in the CS8900 can be enabled by programming a proper base-address value in the Memory Base Address register and setting the MemoryE bit. Enabling of the memory mode can be done by software or through an EEPROM connected to the CS8900.


In an IO mode, the CS8900 takes the minimum space (16 bytes) in the system address space. For systems where the address space limited, the IO mode is a proper choice.

The memory mode is the most direct and efficient mode of operation for the CS8900. In the memory mode the CS8900 occupies 4K of the address space. The software can access any of the internal registers of the CS8900 directly. This reduces accesses to the CS8900 by half when accessing registers.

In a system design, even if CS8900 is used in the memory mode, the designer should make provisions for accessing the CS8900 in the IO mode. This dual-mode access has two advantages.

- (a) If an EEPROM is not used in the Ethernet design, the application can address the CS8900 in IO mode (0300h) in order to enable memory mode.
- (b) When the EEPROM is used, the EEPROM is usually blank when a board is manufactured. The CS8900 must be accessed in IO mode in order to program the EEPROM.

Use of DMA for receive is efficient in a multi-tasking environment where the CPU could be busy servicing several higher priority tasks before it can service receive frames off the Ethernet wire. Since DMA primarily stores the received frame in the system memory for processing by the CPU at a later time, this causes extra copying of the receive frames in the system memory. In many systems, this extra copy causes lower bus bandwidth and higher CPU utilization.



**Figure 5.1 Connection of CS8900 to MC68302**

**5.3 Design example: CS8900 interface to MC68302**

In this example the CS8900 is connected to Motorola micro-controller MC68302. Please refer to Figure 5.1 to check the connection of control signals between CS8900 and Motorola’s micro-controller MC68302.

**5.3.1 Address Generation**

The MC68302 has address decode generation logic internal to the micro-controller. It generates chip select signals such as CS1\*. In this example the CS1\* is used to access the CS8900 in IO as well as in Memory mode. The behavior of the CS1\* signal from the MC68302 is governed by values programmed in the CS1 base address regis-

ter and the CS1 option register. For example, if the CS1 base address register is programmed as 3A01h, the CS1\* will have a base address of D00xxxh. The CS1 operation register controls the address range, number of wait states (to be inserted automatically), etc. It is recommended that the CS8900 be assigned 8K of address space (0D00000h-0D01FFFh). Memory mode of the CS8900 is enabled with the memory base address register with a value 001000h. The address line A12 separates IO address space and memory address space. When A12 is low, the CS8900 is accessed in an IO mode and when A12 is high, the CS8900 is accessed in memory mode. When the MC68302 generates address 0D00300h, the address seen by the CS8900 will be 00300h with one of the IO commands (IOR\* or IOW\*) active. Similarly when

the MC68302 generates address 0D01400h, the address seen by the CS8900 will be 01400h with one of its memory commands (MEMR\* or MEMW\*) active. For a MC68302, you can also specify the number of wait states that should be inserted automatically when address space assigned to CS1 is accessed. The number of wait states used depends upon the clock input to the MC68302. Please do a complete timing analysis before defining wait states.

### **5.3.2 Read and write signals**

The combination of OR gates and an inverter shown in Figure 1, generates IO commands (IOR\*, IOW\*) as well as memory commands (MEMR\*, MEMW\*) for the CS8900. Since the CS1\* gates these signals, the IO or memory commands are not generated unless the address on the address bus is stable. Further, for an access in memory mode, an IO command is not active.

### **5.3.3 SBHE\* signal**

The CS8900 is a 16 bit device and it should be used as a 16 bit device. However, after a hardware or software reset, the CS8900 behaves as an 8 bit device. Any transition on pin SBHE\* places the CS8900 into 16-bit mode. Further, for a 16-bit access, the SBHE\* pin of the CS8900 must be low. In the design example, the CPU address line A0 is connected to SBHE\*. Before any access to the CS8900, the design must guarantee one transition on SBHE\* pin.

### **5.3.4 Other control signals**

All other control signals can be tied HIGH or LOW. The signal REFRESH\*, TEST\*, SLEEP\*, AEN should be tied inactive.

### **5.3.5 Status signals from CS8900**

There are several status signals that are output from the CS8900, such as IO-CHRDY, IOCS16\*, MCS16\*, etc. In the most embedded designs, they are not needed. Those pins from the CS8900 should be left open.

## **5.4 Databus (SD[0:15]) Connection**

All the internal registers of the CS8900 are 16 bit wide. For all the registers, bit F of the register is access via SD15 and bit 0 of register is accessed via SD0.

To be compatible with byte ordering with ISA bus, the CS8900 provides the bytes received from the Ethernet wire in the following fashion. Assume that the data received from the Ethernet wire is 01, 02, 03, 04, 05, ... where the 01 is the first byte, 02 is the second byte and so on. When the CS8900 transfers that data to the host CPU, the data words are read from the CS8900 as 0201, 0403, etc. For certain microprocessor systems, the designer may prefer to read the data as 0102, 0304, etc. In such a case, the databus connections to the CS8900 can be altered by connecting the CPU databus D[0:7] to the SD[8:15] pins of the CS8900 and the CPU databus D[8:15] to the SD[0:7] pins of the CS8900. In such a case, make sure that

all the register and bit definitions in the CS8900 are also byte swapped. Information that is normally appears at bits [0:7] will now appear on bits [8:15], and information that usually appears on bits [8:15] will now appear on bits [0:7].

### **5.5 Checklist for signal connections to the CS8900**

Please refer to the datasheet for the CS8900 for the pin assignment and pin descriptions of various signals discussed in this section.

**Clock:** There are two options for the clock connection to the CS8900. You may connect a 20.000 MHz crystal between XTL1 (pin 97) and XTL2 (pin 98) pins of the CS8900. Or, if there a 20 MHz clock available in the system, it can be connected to the XTL1 (pin 97) pin of the CS8900. It is important that this clock be TTL or CMOS with 40/60 duty cycle and +/- 50 ppm accuracy.

**SBHE\* signal:** It is recommended that the CS8900 be used in 16-bit mode. After a hardware or software reset, the CS8900 comes up as an 8-bit device. A transition on SBHE\* signal (pin 36) makes the CS8900 function as a 16-bit device. After this transition, the SBHE\* can be kept low. For a 16-bit access of the CS8900, the SBHE\* and address line SA0 (pin 37) must be low. Unaligned word accesses to the CS8900 are not supported. In a system, the SBHE\* line can be connected to address line SA0. In such a case, after a hardware or software reset, do a dummy read from an odd address to provide transition on the SBHE\* line. For memory mode, there is

one more alternative for the SBHE\* connection. For a memory mode operation, if a CHIPSEL\* pin is controlled by an external chip select, the CHIPSEL\* can be connected to the SBHE\*. In this case, after a hardware and software reset, do a dummy access to the CS8900 and ignore data.

### **5.6 Is the EEPROM necessary?**

The CS8900 has an interface for a serial EEPROM. Most of the networking applications use this EEPROM to store IEEE MAC (Media Access Control) address. Since the CS8900 supports 1K or 2K bits of EEPROM, the EEPROM is also used to store information such as hardware configuration, software driver configuration, etc. Any location in the EEPROM can be read or written through the CS8900.

You will require EEPROM if the IO address for the CS8900 has to be other than 0300h, or the only mode supported by the CS8900 is memory mode. For all other cases an EEPROM is optional. Some of the software drivers supplied by Crystal Semiconductor assume that there is an EEPROM connected to the CS8900.

We recommend that the system store the individual IEEE MAC address in a non-volatile memory somewhere in the system, and that the end-user of the system not be allowed to create an arbitrary address. In a LAN, the existence of network nodes that use the same MAC address will cause severe network problems including destruction of data and failure of various network nodes.

## **5.7 Summary**

The CS8900 can be interfaced to most non-ISA system with very minimum or no external logic. This allows a low cost, small size and very efficient Ethernet solution for non-ISA systems.

Crystal Semiconductor will provide support for non-ISA designs, including logic schematic review and layout review for design engineers. Those reviews help prevent logic errors, and help to minimize EMI emissions.

## 6.0 Contacting Customer Support at Crystal

Crystal Semiconductor is committed to providing the industry's most easily implemented Ethernet solution. We invite you to contact us for assistance at any time during the design process. Our Application Engineering department offers free schematic and layout review services and provides software support for Crystal's network drivers. Let Crystal's application engineers help you confirm the optimum design for your specific application.

To contact Crystal Application Engineering, call **(800) 888-5016** (from the US and Canada) or **512-442-7555** (from outside the US and Canada), and ask for CS8900 Application Support, or send an email to: [ethernet@crystal.cirrus.com](mailto:ethernet@crystal.cirrus.com).

### 6.1 Crystal BBS

Crystal also offers free updates to the of the network driver software using the Crystal Semiconductor BBS (Bulletin Board System).

#### 6.1.1 Connecting to the BBS

Access to the bulletin board system is available 24 hours a day, 7 days a week. Baud rates from 300 to 14.4K are supported as well as LAPM/MNP error control and compression. To access the BBS:

1. Set your terminal software for 8-bits, no parity, and 1 stop bit (8-N-1).

2. Dial (512) 441-3265.

3. Type **<RETURN>** after connection is made.

4. Enter your assigned username at the prompt. If you are not a registered user, enter "guest" (without quotes). The username is **not** case sensitive.

5. If you are a registered user, enter your assigned password when prompted. You have the option to change your password on-line after your initial logon. Note: Passwords should consist of 3 to 8 alphanumeric characters and are case sensitive.

#### 6.1.2 Guests

If you are a guest caller, you will be asked to fill out a short questionnaire consisting of your full name, company name, the city and state you are calling from, and a daytime phone number. Once the questionnaire is completed, you will be able to download files from the Public File Area.

#### 6.1.3 Registered Callers

Registered callers can upload or download files to/from their own private file areas as well as download files from the Public File Area. To access your private file area select option 5, "Enter Your Private File Area", from the main menu.

Only you and the BBS system operator (sysop) can access your private file area. Files you upload to your private file area will be scanned and passed on to the appropriate Crystal applications engineer.

**7.0 Index****—1—**

10BASE-2, 9, 10, 16, 18, 19, 24, 68  
10BASE-T, 9, 10, 15, 16, 18, 19, 23, 45, 46, 47, 48,  
68

**—7—**

74LS245, 17, 20

**—A—**

Adapter/Manual Configuration, 67  
address, 6, 9, 10, 16, 17, 28, 29, 31, 32, 50, 51, 52, 54,  
55, 56, 59, 60, 66, 67, 68, 69, 74  
AUI, 9, 10, 16, 18, 20, 24, 45, 47, 48, 53, 55, 56, 68

**—B—**

BBS. *See* Bulletin Board System  
BIOS, 50, 57, 58, 59, 66  
Boot PROM, 6, 8, 17, 20, 23, 50, 52, 54, 55, 59, 61,  
63, 68, 69  
Bulletin Board System, 78

**—C—**

capacitor  
  bypass, 33, 35  
CMC. *See* common mode  
Combo Card, 16, 22, 36  
common mode, 47  
CONFIG.SYS, 68  
Configuration Block. *See* Reset Configuration Block  
crystal. *See* oscillator  
crystal oscillator, 9, 16, 76  
CS83C92C, 18, 19, 20  
customer support, 77, 78

**—D—**

Databus, 75  
DC to DC voltage converter, 18  
Diagnostic, 67  
Diagnostics/Network Test, 69  
DMA, 6, 51, 52, 54, 66, 67, 68, 69, 72, 73  
  Burst, 73  
  direct mode, 72  
DOS, 6, 8, 53, 55, 57, 61, 62, 63, 64, 65, 66, 67, 68  
Driver/Install, 67, 69

**—E—**

EEPROM, 6, 7, 10, 11, 16, 17, 19, 28, 29, 50, 51, 52,  
53, 57, 58, 61, 66, 67, 68, 73, 76  
  serial, 31, 32, 50  
EISA Product Identification Code, 56, 57  
Embedded Systems, 9, 71  
EMI, 33, 47, 71

**—F—**

FCC part 15, 9, 16, 71  
filters, 9, 16, 47, 71  
Frame, 69

**—G—**

ground trace, 45

**—I—**

I/O mode, 9, 28, 71, 73  
IEEE, 6, 10, 16, 51, 52, 53, 54, 56, 59, 60, 69, 76  
individual address, 69  
IO Base Address, 28, 50  
IRQ, 51, 52, 54, 67, 68, 69  
ISA bus, 6, 7, 9, 16, 28, 29, 31, 45, 66, 67, 71  
ISA ID, 56, 57

**—L—**

LED, 10, 18, 20, 68  
Loop Back test, 68

**—M—**

MAU, 18  
memory  
  extended, 10, 16, 28, 29  
  LA, 9, 10, 16, 25, 29, 30, 53, 55, 56  
  lower, 10, 16, 17, 28, 29, 52, 55, 57, 59  
  SA, 16, 17, 28, 52, 71, 72  
  shared, 67, 68  
  upper, 9, 10, 16, 28, 29, 57  
Memory Base Address, 28, 55  
memory mode, 9, 28, 29, 52, 67, 72, 73  
Motherboards, 9

**—N—**

NDIS, 8, 55, 61, 63, 65  
NET.CFG, 64, 69  
NETWARE, 64

Novell, 8, 61, 69

—O—

ODI, 8, 55, 61, 62, 63, 64, 65  
OEM, 54, 55, 56, 57, 61  
OS/2, 8, 61, 62, 63, 64

—P—

Packet Driver V1.09, 61  
PAL, 9, 16, 19, 25, 29, 30  
PAL16R4, 29, 31  
printed circuit board  
    four-layer, 9, 35, 40, 41, 42, 43  
    multi layer, 35  
printed circuit card  
    two layered, 16, 35, 45  
PROTOCOL.INI, 63, 65

—R—

RAM, 10, 68  
README.TXT, 63, 64, 65  
registers  
    BusCTL, 28, 72  
Reset Configuration Block, 50  
resistor, 45  
RIPL (Remote Initial Program Load), 61  
RJ-45, 45

—S—

SBHE, 75, 76

SCO UNIX, 8, 61, 62

signals

AEN, 71, 72  
ALE, 30, 31, 32  
CHIPSEL\*, 28, 29, 31, 72, 76  
CSOUT\*, 17  
DMACK\*, 72  
DRQx, 72  
EEDataOut, 29, 31  
EESK, 29, 31  
IOR\*, 28, 71, 72  
IOW\*, 28, 71, 72  
LINKLED\*, 18  
MEMR\*, 28, 29, 72  
MEMW\*, 28, 29, 72  
REFRESH\*, 71, 72  
RESET, 28, 31, 32, 71, 72  
SLEEP\*, 72  
SMEMRD\*, 28  
SMEMWR\*, 28, 29  
TEST\*, 71, 72

Software Licensing, 61

—T—

transformer, 10, 18, 45, 47, 48

—U—

utility, 50, 57, 61, 66

—W—

Windows, 8, 61, 68