



Silicon N-Channel Power MOSFET



CS8N50 A4R

## General Description:

CS8N50 A4R, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-252, which accords with the RoHS standard.

## Features:

- | **Fast Switching**
- | **Low ON Resistance( $R_{DS(on)} \leq 0.9\Omega$ )**
- | **Low Gate Charge (Typical Data:24nC)**
- | **Low Reverse transfer capacitances(Typical:7pF)**
- | **100% Single Pulse avalanche energy Test**



## Applications:

Power switch circuit of adaptor and charger.

### Absolute (T<sub>c</sub>= 25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V <sub>DSS</sub>	Drain-to-Source Voltage	500	V
I <sub>D</sub>	Continuous Drain Current	8	A
	Continuous Drain Current T <sub>c</sub> = 100 °C	5	A
I <sub>DM</sub> <sup>a1</sup>	Pulsed Drain Current	32	A
V <sub>GS</sub>	Gate-to-Source Voltage	±30	V
E <sub>AS</sub> <sup>a2</sup>	Single Pulse Avalanche Energy	440	mJ
dv/dt <sup>a3</sup>	Peak Diode Recovery dv/dt	5.0	V/ns
P <sub>D</sub>	Power Dissipation	100	W
	Derating Factor above 25°C	0.8	W/°C
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T <sub>L</sub>	Maximum Temperature for Soldering	300	°C

V <sub>DSS</sub>	500	V
I <sub>D</sub>	8	A
P <sub>D</sub> (T <sub>c</sub> =25°C)	100	W
R <sub>DS(ON)Typ</sub>	0.7	Ω



**Electrical Characteristics** ( $T_c = 25^\circ\text{C}$  unless otherwise specified):

<b>OFF Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Unit
			Min.	Typ.	Max.	
$V_{DSS}$	Drain to Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$I_D=250\mu\text{A}, \text{Reference } 25^\circ\text{C}$	--	0.6	--	$^\circ\text{C}$
$I_{DSS}$	Drain to Source Leakage Current	$V_{DS} = 500\text{V}, V_{GS} = 0\text{V}, T_a = 25^\circ\text{C}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 400\text{V}, V_{GS} = 0\text{V}, T_a = 125^\circ\text{C}$	--	--	100	$\mu\text{A}$
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS} = +30\text{V}$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS} = -30\text{V}$	--	--	-100	nA

<b>ON Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10\text{V}, I_D=4\text{A}$	--	0.7	0.9	$\Omega$
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	--	4.0	V
Pulse width $t_p \leq 300\mu\text{s}, \delta \leq 2\%$						

<b>Dynamic Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$g_{fs}$	Forward Transconductance	$V_{DS}=15\text{V}, I_D = 4\text{A}$	--	7	--	S
$C_{iss}$	Input Capacitance		--	1136	--	pF
$C_{oss}$	Output Capacitance	$V_{GS} = 0\text{V} V_{DS} = 25\text{V}$ $f = 1.0\text{MHz}$	--	112	--	
$C_{rss}$	Reverse Transfer Capacitance		--	7	--	

<b>Resistive Switching Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D = 8\text{A} V_{DD} = 250\text{V}$ $R_G = 10\Omega$	--	18	--	ns
$t_r$	Rise Time		--	20	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	44	--	
$t_f$	Fall Time		--	15	--	
$Q_g$	Total Gate Charge	$I_D = 8\text{A} V_{DD} = 400\text{V}$ $V_{GS} = 10\text{V}$	--	24	--	nC
$Q_{gs}$	Gate to Source Charge		--	5	--	
$Q_{gd}$	Gate to Drain ("Miller")Charge		--	9	--	

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I <sub>S</sub>	Continuous Source Current (Body Diode)		--	--	8	A
I <sub>SM</sub>	Maximum Pulsed Current (Body Diode)		--	--	32	A
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =8A, V <sub>GS</sub> =0V	--	--	1.5	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>S</sub> =8A, T <sub>j</sub> = 25°C dI <sub>F</sub> /dt=100A/us, V <sub>GS</sub> =0V	--	374	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge		--	1830	--	nC
I <sub>RRM</sub>	Reverse Recovery Current		--	9.8	--	A

Pulse width t<sub>p</sub>≤300μs, δ ≤2%

Symbol	Parameter	Typ.	Units
R <sub>θJC</sub>	Junction-to-Case	1.25	°C/W
R <sub>θJA</sub>	Junction-to-Ambient	100	°C/W

<sup>a1</sup>: Repetitive rating; pulse width limited by maximum junction temperature<sup>a2</sup>: L=10mH, I<sub>D</sub>=9.4A, Start T<sub>j</sub>=25°C<sup>a3</sup>: I<sub>SD</sub> =8A,di/dt ≤100A/us,V<sub>DD</sub>≤BV<sub>DS</sub>, Start T<sub>j</sub>=25°C

### Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case



## CS8N50 A4R




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drian to Source on Resistance vs Junction Temperature




Figure 10 Typical Threshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage

## Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit





Figure 24. Unclamped Inductive Switching Waveforms

**Package Information:**

Items	Values(mm)	
	MIN	MAX
A	6.30	6.90
A1	0	0.13
B	5.70	6.30
C	2.10	2.50
D	0.30	0.60
E1	0.60	0.90
E2	0.70	1.00
F	0.30	0.60
G	0.70	1.00
L1	9.60	10.30
L2	2.70	3.10
H	0.60	1.00
M	5.10	5.50
N	2.09	2.49
R	0.3	
T	1.40	1.60
Y	5.10	6.30

TO-252 Package



### **The name and content of poisonous and harmful material in products**

## Warnings

1. Exceeding the maximum ratings of the device in performance may cause damage to the device, even the permanent failure, which may affect the dependability of the machine. It is suggested to be used under 80 percent of the maximum ratings of the device.
  2. When installing the heatsink, please pay attention to the torsional moment and the smoothness of the heatsink.
  3. VDMOSFETs is the device which is sensitive to the static electricity, it is necessary to protect the device from being damaged by the static electricity when using it.
  4. This publication is made by Huajing Microelectronics and subject to regular change without notice.

WUXI CHINA RESOURCES HUAJING MICROELECTRONICS CO., LTD.

Add: No.14 Liangxi RD. Wuxi, Jiangsu, China Mail:214061 <http://www.crjh.com.cn>  
Tel: +86 0510-85807228 Fax: +86-0510-85800864

**Marketing Part:** Post: 214061 Tel: +86 0510-81805277/81805336  
Fax: +86 0510-85800360/85803016  
**E-mail:** [sales@hj.crmicro.com](mailto:sales@hj.crmicro.com)

**Application and Service: Post: 214061 Tel / Fax: +86- 0510-81805243/81805110**