





CSD16408Q5

SLPS228B - OCTOBER 2009 - REVISED OCTOBER 2023

N-Channel NexFET[™] Power MOSFET

1 Features

Texas

- Ultralow Q_g and Q_{gd} Low Thermal Resistance

INSTRUMENTS


- Avalanche Rated
- SON 5-mm × 6-mm Plastic Package

2 Applications


- Point-of-Load Synchronous Buck in Networking, • **Telecom and Computing Systems**
- **Optimized for Control FET Applications**

3 Description

The NexFET[™] power MOSFET has been designed to minimize losses in power conversion applications.



Top View



Product Summary

V _{DS}	Drain-to-source voltage 25					
Qg	Gate charge, total (4.5 V) 6.7					
Q _{gd}	Gate charge, gate-to-drain	1.9	nC			
r _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 4.5 V 5.4		mΩ		
		V _{GS} = 10 V	3.6	mΩ		
V _{GS(th)}	Threshold voltage	1.8	1.8			

Ordering Information


Device	Package	Media	Qty	Ship
CSD16408Q5	SON 5-mm × 6-mm plastic package	13-inch (33-cm) reel	2500	Tape and reel

ABSOLUTE MAXIMUM RATINGS

T _A = 2	5°C unless otherwise stated	VALUE	UNIT
V _{DS}	Drain-to-source voltage	25	V
V _{GS}	Gate-to-source voltage	-12 to 16	V
	Continuous drain current, T _C = 25°C	113	А
I _D	Continuous drain current ⁽¹⁾	22	А
I _{DM}	Pulsed drain current, $T_A = 25^{\circ}C^{(2)}$	141	А
PD	Power dissipation ⁽¹⁾	3.1	W
T _J , T _{STG}	Operating junction and storage temperature range	–55 to 150	°C
E _{AS}	Avalanche energy, single-pulse I _D = 23 A, L = 0.1 mH, R _G = 25 Ω	126	mJ

Typical R_{0JA} = 41°C/W on 1-inch² (6.45-cm²), 2-oz. (0.071-(1) mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.

(2) Pulse duration ≤300 µs, duty cycle ≤2%



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
· · · · · · · · · · · · · · · · · · ·	

5 Electrical Characteristics	3
6 Thermal Characteristics	3
7 Typical MOSFET Characteristics	4
8 Mechanical, Packaging, and Orderable Information	7

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2010) to Revision B (October 2023)					
Updated the numbering format for tables, figures, and cross-references throughout the document	1				
Changes from Revision * (October 2009) to Revision A (September 2010)	Page				



5 Electrical Characteristics

 $T_A = 25^{\circ}C$ unless otherwise stated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Static C	haracteristics		IL	I			
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	25			V	
I _{DSS}	Drain-to-source leakage	V _{GS} = 0 V, V _{DS} = 20 V			1	μA	
I _{GSS}	Gate-to-source leakage	$V_{DS} = 0 V, V_{GS} = -12 V$ to 16 V			100	nA	
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.4	1.8	2.1	V	
-	Drein to course on registence	V _{GS} = 4.5 V, I _D = 25 A		5.4	6.8	mΩ	
r _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10 V, I _D = 25 A		3.6	4.5	mΩ	
g _{fs}	Transconductance	conductance $V_{DS} = 15 \text{ V}, \text{ I}_D = 25 \text{ A}$ 60					
Dynami	c Characteristics						
C _{ISS}	Input capacitance			990	1300	pF	
C _{OSS}	Output capacitance	V _{GS} = 0 V, V _{DS} = 12.5 V , <i>f</i> = 1 MHz		760	1000	pF	
C _{RSS}	Reverse transfer capacitance			75	100	pF	
R _g	Series gate resistance			0.8	1.6	Ω	
Qg	Gate charge total (4.5 V)			6.7	8.9	nC	
Q _{gd}	Gate charge, gate-to-drain			1.9		nC	
Q _{gs}	Gate charge, gate-to-source	–––– V _{DS} = 12.5 V, I _D = 25 A		3.1		nC	
Q _{g(th)}	Gate charge at Vth			1.8		nC	
Q _{OSS}	Output charge	V _{DS} = 13 V, V _{GS} = 0 V		15.7		nC	
t _{d(on)}	Turnon delay time			11.3		ns	
t _r	Rise time	V _{DS} = 12.5 V, V _{GS} = 4.5 V,		25		ns	
t _{d(off)}	Turnoff delay time	$I_{\rm D} = 20 \text{ A}, \text{ R}_{\rm G} = 2 \Omega$		11		ns	
t _f	Fall time			10.8		ns	
Diode C	haracteristics						
V _{SD}	Diode forward voltage	I _S = 25 A, V _{GS} = 0 V		0.8	1	V	
Q _{rr}	Reverse recovery charge	V _{DD} = 13 V, I _F = 2 5A, di/dt = 300 A/µs		17		nC	
t _{rr}	Reverse recovery time	V _{DD} = 13 V, I _F = 25 A, di/dt = 300 A/µs		21		ns	

6 Thermal Characteristics


 $T_A = 25^{\circ}C$ unless otherwise stated

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case ⁽¹⁾			1.9	°C/W
R _{θJA}	Thermal Resistance Junction to Ambient ⁽¹⁾ ⁽²⁾			51	°C/W


R_{θJC} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.
Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.

CSD16408Q5 SLPS228B - OCTOBER 2009 - REVISED OCTOBER 2023






Max $R_{\theta JA}$ = 51°C/W when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-



Max $R_{\theta JA}$ = 125°C/W when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.

7 Typical MOSFET Characteristics


 $T_A = 25^{\circ}C$ unless otherwise stated






7 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$ unless otherwise stated



7 Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ unless otherwise stated





8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD16408Q5	ACTIVE	VSON-CLIP	DQH	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16408	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DQH 8


6 x 5, 1.27 mm pitch

GENERIC PACKAGE VIEW

VSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated