

Order

Now









CSD17483F4

SLPS447E -JULY 2013-REVISED APRIL 2018

CSD17483F4 30-V N-Channel FemtoFET™ MOSFET

Features 1

- Low On-Resistance
- Low Q_a and Q_{ad}
- Low-Threshold Voltage
- Ultra-Small Footprint (0402 Case Size)
 - 1.0 mm × 0.6 mm
- Ultra-Low Profile
 - 0.35-mm Height
- Integrated ESD Protection Diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and Halogen Free
- **RoHS** Compliant


Applications 2

- Optimized for Load Switch Applications
- Optimized for General Purpose Switching • Applications
- Single-Cell Battery Applications
- Handheld and Mobile Applications

Description 3

200-mΩ, This 30-V N-Channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.

Typical Part Dimensions



Product Summarv

°C	TYPICAL V	UNIT							
Drain-to-Source Voltage	30		V						
Gate Charge Total (4.5 V)	1010		рС						
Gate Charge Gate-to-Drain 130									
	$V_{GS} = 1.8 V$	370							
	V_{GS} = 2.5 V	240	mΩ						
	V _{GS} = 4.5 V 200								
Threshold Voltage	0.85	V							
	C Drain-to-Source Voltage Gate Charge Total (4.5 V) Gate Charge Gate-to-Drain Drain-to-Source On-Resistance	CTYPICAL V/Drain-to-Source Voltage30Gate Charge Total (4.5 V)1010Gate Charge Gate-to-Drain130Drain-to-Source On-Resistance $V_{GS} = 1.8 \text{ V}$ $V_{GS} = 2.5 \text{ V}$ $V_{GS} = 4.5 \text{ V}$	CTYPICAL VALUEDrain-to-Source Voltage 30 Gate Charge Total (4.5 V) 1010 Gate Charge Gate-to-Drain 130 Drain-to-Source On-Resistance $V_{GS} = 1.8 V$ 370 $V_{GS} = 2.5 V$ 240 $V_{GS} = 4.5 V$ 200						

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD17483F4	3000		Femto(0402)	Tape
CSD17483F4T	250	7-Inch Reel	1.00 mm × 0.60 mm SMD Lead Less	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25	°C unless otherwise stated	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	12	V
I _D	Continuous Drain Current, $T_A = 25^{\circ}C^{(1)}$	1.5	А
I _{DM}	Pulsed Drain Current, $T_A = 25^{\circ}C^{(2)}$	5	А
	Continuous Gate Clamp Current	35	A
I _G	Pulsed Gate Clamp Current ⁽²⁾	350	mA
PD	Power Dissipation ⁽¹⁾	500	mW
V	Human-Body Model (HBM)	4	1.37
V _(ESD)	Charged-Device Model (CDM)	2	kV
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C
E _{AS}	Avalanche Energy, Single Pulse I_D = 7.4 A, L = 0.1 mH, R_G = 25 Ω	2.7	mJ

- (1) Typical $R_{\theta JA} = 90^{\circ}C/W$ on $1-in^2$ (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB.
- (2) Pulse duration \leq 300 µs, duty cycle \leq 2%.

Top View



2

Table of Contents

6.1

6.2

6.3

6.4

7.1

7.2

7.3

7

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications
	5.1	Electrical Characteristics 3
	5.2	Thermal Information 3
	5.3	Typical MOSFET Characteristics 4
6	Dev	ice and Documentation Support7

Changes from Revision D (December 2016) to Revision E

4 Revision History

•	Raised I _{DSS} Test Condition Voltage	3
•	Raised I _{GSS} Test Condition Voltage	3
Cł	nanges from Revision C (September 2014) to Revision D	Page
•	Added Receiving Notification of Documentation Updates in the Device and Documentation Support section	7
•	Added Community Resources in the Device and Documentation Support section	7
•	Updated all mechanical drawings, increased the size of the pads in the Recommended Stencil Pattern section	8
Cł	nanges from Revision B (January 2014) to Revision C	Page
•	Corrected timing V_{DS} to read 15 V	3
Cł	nanges from Revision A (November 2013) to Revision B	Page
•	Added I _G parameter	1
•	Lowered I _{DSS} limit	3
•	Lowered I _{GSS} limit	3
Cł	nanges from Original (July 2013) to Revision A	Page
•	Removed jumbo reel info and included small reel info	1

ISTRUMENTS

EXAS

Receiving Notification of Documentation Updates.... 7

Community Resources......7

Trademarks 7

Electrostatic Discharge Caution 7

Recommended Stencil Pattern 9

6.5 Glossary 7

Information 8 Mechanical Dimensions8

Mechanical, Packaging, and Orderable

www.ti.com

Page

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
STATIC	CHARACTERISTICS	·						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	30			V		
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 24 V			100	nA		
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 10 V			50	nA		
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \ \mu A$	0.65	0.85	1.10	V		
		V _{GS} = 1.8 V, I _{DS} =0.5 A		370	550			
Р	Drain to course on registerios	$V_{GS} = 2.5 \text{ V}, \text{ I}_{DS} = 0.5 \text{ A}$		240	310			
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 4.5 V, I _{DS} = 0.5 A		200	260	mΩ		
		V _{GS} = 8 V, I _{DS} = 0.5 A		185				
g _{fs}	Transconductance	V _{DS} = 15 V, I _{DS} = 0.5 A		2.4		S		
DYNAMI	C CHARACTERISTICS							
C _{iss}	Input capacitance			145	190	pF		
Coss	Output capacitance	$V_{GS} = 0 V, V_{DS} = 15 V, f = 1 MHz$		42	55	pF		
C _{rss}	Reverse transfer capacitance	J = 1 10112		2	3	pF		
R _G	Series gate resistance			23		Ω		
Qg	Gate charge total (4.5 V)			1010	1300	рС		
Q _{gd}	Gate charge gate-to-drain			130		рС		
Q _{gs}	Gate charge gate-to-source	$V_{DS} = 15 \text{ V}, \text{ I}_{DS} = 0.5 \text{ A}$		220		рС		
Q _{g(th)}	Gate charge at V _{th}			145		рС		
Q _{oss}	Output charge	$V_{DS} = 15 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		1095		рС		
t _{d(on)}	Turnon delay time			3.3		ns		
t _r	Rise time	V _{DS} = 15 V, V _{GS} = 4.5 V,		1.3		ns		
t _{d(off)}	Turnoff delay time	$I_{DS} = 0.5 \text{ A}, \text{R}_{\text{G}} = 2 \Omega$		10.6		ns		
t _f	Fall time			3.4		ns		
DIODE C	HARACTERISTICS				<u> </u>			
V_{SD}	Diode forward voltage	$I_{SD} = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		0.73	0.9	V		
Q _{rr}	Reverse recovery charge	V _{DS} = 15 V, I _F = 0.5 A, di/dt = 300 A/μs		1475		рС		
t _{rr}	Reverse recovery time	v_{DS} = 15 v, r_{F} = 0.5 A, u/ut = 300 A/µS		5.5		ns		

5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
$R_{ hetaJA}$	Junction-to-ambient thermal resistance ⁽¹⁾	90	°C/W
	Junction-to-ambient thermal resistance ⁽²⁾	250	°C/w

Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.
Device mounted on FR4 material with minimum Cu mounting area.

SLPS447E - JULY 2013-REVISED APRIL 2018


www.ti.com

NSTRUMENTS

Texas

5.3 Typical MOSFET Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise stated)





Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)







CSD17483F4 SLPS447E – JULY 2013 – REVISED APRIL 2018

www.ti.com

Typical MOSFET Characteristics (continued)







6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

FemtoFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


CSD17483F4 SLPS447E – JULY 2013 – REVISED APRIL 2018

www.ti.com

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions




- (1) All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- (2) This drawing is subject to change without notice.
- (3) This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.




CSD17483F4 SLPS447E – JULY 2013 – REVISED APRIL 2018

7.2 Recommended Minimum PCB Layout



- (1) All dimensions are in millimeters.
- (2) For more information, see QFN/SON PCB Attachment (SLUA271).

7.3 Recommended Stencil Pattern



- (1) All dimensions are in millimeters.
- (2) Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



20-Apr-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD17483F4	ACTIVE	PICOSTAR	YJC	3	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-55 to 150	DP	Samples
CSD17483F4T	ACTIVE	PICOSTAR	YJC	3	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-55 to 150	DP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

20-Apr-2018

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17483F4	PICOST AR	YJC	3	3000	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD17483F4	PICOST AR	YJC	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD17483F4T	PICOST AR	YJC	3	250	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD17483F4T	PICOST AR	YJC	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Jan-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD17483F4	PICOSTAR	YJC	3	3000	220.0	220.0	35.0
CSD17483F4	PICOSTAR	YJC	3	3000	182.0	182.0	20.0
CSD17483F4T	PICOSTAR	YJC	3	250	220.0	220.0	35.0
CSD17483F4T	PICOSTAR	YJC	3	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated