







CSD23381F4 SLPS450E - OCTOBER 2013 - REVISED MAY 2015

#### CSD23381F4 12 V P-Channel FemtoFET™ MOSFET

#### 1 Features

- Ultra-Low On-Resistance
- Ultra-Low Q<sub>a</sub> and Q<sub>ad</sub>
- High Operating Drain Current
- Ultra-Small Footprint (0402 Case Size)
  - 1.0 mm × 0.6 mm
- Ultra-Low Profile
  - 0.35 mm Max Height
- Integrated ESD Protection Diode
  - Rated >4 kV HBM
  - Rated >2 kV CDM
- Lead and Halogen Free
- **RoHS Compliant**

#### 2 Applications


- Optimized for Load Switch Applications
- Optimized for General Purpose Switching **Applications**
- **Battery Applications**
- Handheld and Mobile Applications

# 3 Description

This 150 mΩ, 12 V P-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.

**Product Summary** 

T <sub>A</sub> = 25°	С	TYPICAL VALUE	UNIT
V <sub>DS</sub>	Drain-to-Source Voltage	-12	V
Qg	Gate Charge Total (-4.5 V)	1140	рC



#### **Product Summary (continued)**

T <sub>A</sub> = 25°	C	TYPICAL VA	LUE	UNIT
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	190	рC	
		V <sub>GS</sub> = -1.8 V	480	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On- Resistance	V <sub>GS</sub> = -2.5 V	250	mΩ
		V <sub>GS</sub> = -4.5 V	150	mΩ
V <sub>GS(th)</sub>	Threshold Voltage	-0.95	V	

#### **Ordering Information**


Device <sup>(1)</sup>	Qty	Media	Package	Ship
CSD23381F4	3000	7-Inch	Femto(0402)	Tape and
CSD23381F4T	250	Reel	1.0 mm x 0.6 mm Land Grid Array (LGA)	Reel

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 25	°C	VALUE	UNIT				
V <sub>DS</sub>	Drain-to-Source Voltage	-12	٧				
V <sub>GS</sub>	Gate-to-Source Voltage	-8	٧				
I <sub>D</sub>	Continuous Drain Current <sup>(1)</sup>	tinuous Drain Current <sup>(1)</sup> –2.3 A					
I <sub>DM</sub>	Pulsed Drain Current <sup>(2)</sup>	-9	Α				
	Continuous Gate Clamp Current	-35	mA				
I <sub>G</sub>	Pulsed Gate Clamp Current <sup>(2)</sup>	-350	IIIA				
P <sub>D</sub>	Power Dissipation <sup>(1)</sup>	500	mW				
.,	Human Body Model (HBM)	4	kV				
V <sub>(ESD)</sub>	Charged Device Model (CDM)	2	kV				
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	ů				

- Typical  $R_{\theta JA}$  = 85°C/W on 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration ≤300 µs, duty cycle ≤2%



**Top View** 



## **Table of Contents**

narks
static Discharge Caution
ry(
II, Packaging, and Orderable Information
nical Dimensions
mended Minimum PCB Layout
mended Stencil Pattern
381F4 Embossed Carrier Tape Dimensions
abers in the current version.
015) Page
014) Page
014) Page
014) Page 4) Page
014) Page 4) Page
014) Page 4) Page 2014) Page
014) Page 4) Page 2014) Page
014) Page 4) Page 2014) Page
o a a m m 3

Added small reel info......1

Changes from Revision \* (October 2013) to Revision A (January 2014)

Page



# **5 Specifications**

### **5.1 Electrical Characteristics**

(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = –250 μA	-12			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -9.6 V			-100	nA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = -8 V	,		-50	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.7	-0.95	-1.20	V
		V <sub>GS</sub> = -1.8 V, I <sub>DS</sub> = -0.1 A		480	970	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		250	300	mΩ
		$V_{GS} = -4.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		150	175	mΩ
9 <sub>fs</sub>	Transconductance	$V_{DS} = -6 \text{ V}, I_{DS} = -0.5 \text{ A}$	,	2		S
DYNAM	IC CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance			236		pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V, } V_{DS} = -6 \text{ V,}$ f = 1  MHz		98		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	,2		6.9		pF
R <sub>G</sub>	Series Gate Resistance		,	20		Ω
Qg	Gate Charge Total (4.5 V)			1140		рС
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	V <sub>DS</sub> = -6 V, I <sub>DS</sub> = -0.5 A		190		рС
Q <sub>gs</sub>	Gate Charge Gate-to-Source	V <sub>DS</sub> 0 V, I <sub>DS</sub> 0.3 A		300		рС
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			145		рС
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = -6 V, V <sub>GS</sub> = 0 V	,	1290		рС
t <sub>d(on)</sub>	Turn On Delay Time			4.5		ns
t <sub>r</sub>	Rise Time	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V},$		3.9		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = -0.5 \text{ A}, R_G = 2 \Omega$		18		ns
t <sub>f</sub>	Fall Time			7		ns
DIODE (	CHARACTERISTICS				'	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = -0.5 A, V <sub>GS</sub> = 0 V		-0.75		V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DS</sub> = -10 V, I <sub>F</sub> = -0.5 A, di/dt = 100 A/µs		1260		рС
t <sub>rr</sub>	Reverse Recovery Time	V <sub>DS</sub> 10 V, I <sub>F</sub> 0.5 A, αΙ/αι - 100 A/μs		7.9		ns

### **5.2 Thermal Information**

(T<sub>A</sub> = 25°C unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
D	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	85	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>	245	C/VV


<sup>(1)</sup> Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.


<sup>(2)</sup> Device mounted on FR4 material with minimum Cu mounting area.




### **5.3 Typical MOSFET Characteristics**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 








Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated





T<sub>C</sub> - Case Temperature (<sup>o</sup>C)




Figure 5-7. On-State Resistance vs Gate-to-Source Voltage




Figure 5-8. Normalized On-State Resistance vs
Temperature





Figure 5-9. Typical Diode Forward Voltage








Figure 5-11. Maximum Drain Current vs
Temperature



### **6 Device and Documentation Support**

### 6.1 Trademarks

FemtoFET<sup>™</sup> are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

### **6.2 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 6.3 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Mechanical Dimensions



- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB free solder land design.

Pin Configuration


Position	Designation
Pin 1	Gate
Pin 2	Source
Pin 3	Drain

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback




### 7.2 Recommended Minimum PCB Layout



A. All dimensions are in millimeters.


### 7.3 Recommended Stencil Pattern




A. All dimensions are in millimeters.



# 7.4 CSD23381F4 Embossed Carrier Tape Dimensions





A. Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket holes.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD23381F4	ACTIVE	PICOSTAR	YJC	3	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	DS	Samples
CSD23381F4T	ACTIVE	PICOSTAR	YJC	3	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	DS	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Mar-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are nominal		ī			7							ī
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD23381F4	PICOST AR	YJC	3	3000	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD23381F4	PICOST AR	YJC	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD23381F4T	PICOST AR	YJC	3	250	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD23381F4T	PICOST AR	YJC	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

www.ti.com 29-Mar-2021



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD23381F4	PICOSTAR	YJC	3	3000	220.0	220.0	35.0
CSD23381F4	PICOSTAR	YJC	3	3000	182.0	182.0	20.0
CSD23381F4T	PICOSTAR	YJC	3	250	220.0	220.0	35.0
CSD23381F4T	PICOSTAR	YJC	3	250	182.0	182.0	20.0

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated