











CSD25481F4 SLPS420E - SEPTEMBER 2013 - REVISED DECEMBER 2017

CSD25481F4 20 V P-Channel FemtoFET™ MOSFET

Features

- Ultra-Low On Resistance
- Ultra-Low Q_a and Q_{ad}
- High Operating Drain Current
- Ultra-Small Footprint (0402 Case Size)
 - 1 mm \times 0.6 mm
- Ultra-Low Profile
 - 0.35 mm Max Height
- Integrated ESD Protection Diode
 - Rated >4 kV HBM
 - Rated >2 kV CDM
- Lead and Halogen Free
- **RoHS Compliant**


2 Applications

- Optimized for Load Switch Applications
- Optimized for General Purpose Switching **Applications**
- **Battery Applications**
- Handheld and Mobile Applications

3 Description

This 90 mΩ, 20 V P-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.

Typical Part Dimensions



Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT		
V_{DS}	Drain-to-Source Voltage –20				
Q_g	Gate Charge Total (–4.5 V) 913				
Q_{gd}	Gate Charge Gate-to-Drain	153	рС		
		$V_{GS} = -1.8 \text{ V}$	395	mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}$	145	mΩ	
	on resistance	$V_{GS} = -4.5 \text{ V}$	90	mΩ	
V _{GS(th)}	Threshold Voltage -0.95				

Ordering Information⁽¹⁾

Device	Qty	Media	Package	Ship	
CSD25481F4	3000	7-Inch Reel	Femto(0402) 1.0 mm × 0.6 mm	Tape and	
CSD25481F4T	7-Inch Reel		Land Grid Array (LGA)	Reel	


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_A = 25$	°C unless otherwise stated	VALUE	UNIT			
V_{DS}	Drain-to-Source Voltage	-20	٧			
V _{GS}	Gate-to-Source Voltage	-12	V			
I_D	Continuous Drain Current ⁽¹⁾	-2.5	Α			
I _{DM}	Pulsed Drain Current ⁽²⁾	-13.1 A				
	Continuous Gate Clamp Current	-35	~~^			
l _G	Pulsed Gate Clamp Current ⁽²⁾	-350	mA			
P _D	Power Dissipation ⁽¹⁾	500	mW			
V	Human Body Model (HBM)	4	kV			
V _(ESD)	Charged Device Model (CDM)	2	kV			
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C			

- (1) Typical $R_{\theta JA} = 90^{\circ}\text{C/W}$ on 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration ≤ 100 μs, duty cycle ≤ 1%.

Top View





Т	al	h	le	O	F (C	n	n	tρ	n	te
		_		u		_	u				

2 3 4 5	Features Applications Description Revision History Specifications 5.1 Electrical Characteristics 5.2 Thermal Information 5.3 Typical MOSFET Characteristics	7 N 1 7 N 3 7 N 3 7 N 3 7	.1 Community Resources .2 Trademarks .3 Electrostatic Discharge Caution .4 Glossary .4 Glossary .5 lechanical, Packaging, and Orderable aformation .1 Mechanical Dimensions .2 Recommended Minimum PCB Layout .3 Recommended Stencil Pattern
6	Device and Documentation Support	7	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (October 2014) to Revision E	Page
Changed the Pulsed Drain Current value From: -10 A To: -13.1 A in the Absolute In the Absolute In the Inc13.1 A in the	Maximum Ratings table1
 Changed Note 1 From: Typical R_{θJA} = 85°C/W To: Typical R_{θJA} = 90°C/W 	1
• Changed Note 2 From: Pulse duration ≤ 300 μs, duty cycle ≤ 2% To: Pulse duration	ı ≤ 100 μs, duty cycle ≤ 1% 1
 Changed the typical R_{θJA} values in the Thermal Information table 	3
Updated Figure 1.	4
Updated Figure 10 with newly measured data.	5
Added Community Resources.	7
Updated all mechanical drawings, increased the size of the pads in the Recomment	ded Stencil Pattern section 8
Changes from Revision C (February 2014) to Revision D	Page
Corrected timing V _{DS} to read –10 V	3
Changes from Revision B (February 2013) to Revision C	Page
Corrected capacitance units to read pF in Figure 5	5
Changes from Revision A (December 2013) to Revision B	Page
Updated lead and halogen free in features.	1
Added I _G parameter	1
Lowered I _{DSS} limit.	
Lowered I _{GSS} limit.	3
Changes from Original (September 2013) to Revision A	Page
Took out jumbo reel info and added small reel info	
Removed UIS graph	5

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-20			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = -16 V			-100	nA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = -12 V			-50	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.7	-0.95	-1.2	V
		$V_{GS} = -1.8 \text{ V}, I_{DS} = -0.1 \text{ A}$		395	800	$m\Omega$
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		145	174	$m\Omega$
	Diani-to-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		90	105	$m\Omega$
		$V_{GS} = -8 \text{ V}, I_{DS} = -0.5 \text{ A}$		75	88	$m\Omega$
9 _{fs}	Transconductance	$V_{DS} = -10 \text{ V}, I_{DS} = -0.5 \text{ A}$		3.3		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input Capacitance			189		pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V},$ f = 1 MHz		78		pF
C _{rss}	Reverse Transfer Capacitance	5.5			pF	
R _G	Series Gate Resistance			20		Ω
Q _g	Gate Charge Total (4.5 V)			913		рС
Q _{gd}	Gate Charge Gate-to-Drain	V _{DS} = -10 V, I _{DS} = -0.5 A		153		рС
Q _{gs}	Gate Charge Gate-to-Source	$V_{DS} = -10 \text{ V}, I_{DS} = -0.3 \text{ A}$		240		рС
Q _{g(th)}	Gate Charge at V _{th}			116		рС
Q _{oss}	Output Charge	V _{DS} = -10 V, V _{GS} = 0 V		1030		рС
t _{d(on)}	Turn On Delay Time			4.1		ns
t _r	Rise Time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		3.6		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = -0.5 \text{ A}, R_G = 2 \Omega$		16.9		ns
t _f	Fall Time			6.7		ns
DIODE C	HARACTERISTICS					
V _{SD}	Diode Forward Voltage	$I_{SD} = -0.5 \text{ A}, V_{GS} = 0 \text{ V}$		-0.75		V
Q _{rr}	Reverse Recovery Charge	V 40 V I 0 E A di/dt 400 A / -		1010		рС
t _{rr}	Reverse Recovery Time	$V_{DS} = -10 \text{ V}, I_F = -0.5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		7.5		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
В	Junction-to-Ambient Thermal Resistance ⁽¹⁾	90	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (2)	250	C/VV

 ⁽¹⁾ Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.
 (2) Device mounted on FR4 material with minimum Cu mounting area.


Copyright © 2013–2017, Texas Instruments Incorporated


Submit Documentation Feedback



5.3 Typical MOSFET Characteristics


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$








Typical MOSFET Characteristics (continued)






Copyright © 2013–2017, Texas Instruments Incorporated


Submit Documentation Feedback



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$







6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

FemtoFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD25481F4




7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions







- (1) All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- (2) This drawing is subject to change without notice.
- (3) This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.

Table 1. Pin Configuration


Position	Designation
Pin 1	Gate
Pin 2	Source
Pin 3	Drain

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated




7.2 Recommended Minimum PCB Layout



- (1) All dimensions are in millimeters.
- (2) For more information, see QFN/SON PCB Attachment (SLUA271).

7.3 Recommended Stencil Pattern



- (1) All dimensions are in millimeters.
- (2) Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD25481F4	ACTIVE	PICOSTAR	YJC	3	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	CS	Samples
CSD25481F4T	ACTIVE	PICOSTAR	YJC	3	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	CS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated