

# CT1496-2

## MIL-STD-1397 Type E 10MHz

### Low Level Serial Manchester 32 Bit Encoder


#### Features

- Implements Type E protocol
- Operates with a single +5V supply
- Single clock input (40MHz)
- Selectable 4, 34, 35 bit operation
- Selectable Parity
- Includes parallel to serial converter
- Self-test outputs for BITE applications
- External encoder inhibit
- Bipolar Construction
- Use with CT1469-2 (transceiver) & CT1508-2 (4 bit decoder) to provide a complete low level serial interface



#### General Description

CT1496-2 is a hybrid microcircuit which incorporates a low level serial Manchester encoder in a single package. The encoder accepts 32 bit parallel data and outputs a 35 bit Manchester encoded TTL NRZ serial stream (34 bit transmission if parity option is not selected). Preceding the 32 data bits are a synchronization and word identifier bit and a parity bit trails the data (parity is optional and may be disabled). A self-test feature is implemented allowing the user to verify transmit patterns. Aeroflex Circuit Technology is a 80,000 square foot MIL-PRF-38534 certified facility in Plainview, N.Y.



**Block Diagram**




Figure 1 – Encoder Timing Waveforms

## Absolute Maximum Ratings

Parameter	Rating	Units
Supply Voltage <u>1/</u>	+7.0	V
Logic Input Voltage	-1.2 to +5.5	V
Logic Input Current	-10 (low logic)	mA
Power Dissipation <u>2/</u>	3.25	W
Storage Temperature Range	-65 to +125	°C
Operating Case Temperature Range	-55 to +100	°C

1/ Power sequencing shall not be required.

2/ For Logic output short circuits, line to ground logic outputs shall withstand currents not exceeding 100mA for one second for one output at a time.

## DC Electrical Characteristics

(VDD = 5V ±10%, Tc = -55 °C to +100°C, unless otherwise specified)

SYMBOL	PARAMETER	LIMIT
<b>DATA <u>1/</u>, <math>\overline{\text{DATA}} \text{ } \underline{1/}</math>, DATAst <u>2/</u> &amp; <math>\overline{\text{DATAst}} \text{ } \underline{2/}</math></b>		
VOH	Logic High Output Voltage <u>3/</u> , <u>4/</u>	2.5V min @ IOH = -50µA
VOL	Logic Low Output Voltage <u>4/</u>	0.5V max @ IOL = 2mA
<b>TX <math>\overline{\text{INHIBIT}}</math></b>		
VOH	Logic High Output Voltage <u>3/</u> , <u>4/</u>	2.5V min @ IOH = -150µA
VOL	Logic Low Output Voltage <u>4/</u>	0.5V max @ IOL = 5mA
<b>40MHz, Encoder Enable &amp; <math>\overline{\text{External Encoder Inhibit}}</math></b>		
IIH	Logic High Input Current	100µA max @ VIH = 2.5V
IIL	Logic Low Input Current <u>3/</u>	-4mA max @ VIL = 0.5V
<b>Parity Select, 34 Bit Select, 35 Bit Select &amp; Sys Clear/Load</b>		
IIH	Logic High Input Current	50µA max @ VIH = 2.5V
IIL	Logic Low Input Current <u>3/</u>	-2mA max @ VIL = 0.5V
<b>Transmit/<math>\overline{\text{Self Test}}</math> &amp; 4 Bit SIS/SOS Select</b>		
IIH	Logic High Input Current	150µA max @ VIH = 2.5V
IIL	Logic Low Input Current <u>3/</u>	-6mA max @ VIL = 0.5V

## DC Electrical Characteristics (con't)

(V<sub>DD</sub> = 5V ±10%, T<sub>C</sub> = -55 °C to +100°C, unless otherwise specified)

SYMBOL	PARAMETER	LIMIT
<b>Sync Bit, WI Bit, 4 Bit SIS/SOS Input &amp; 32 Bit Parallel Word Input</b>		
I <sub>IH</sub>	Logic High Input Current	20µA max @ V <sub>IH</sub> = 2.5V
I <sub>IL</sub>	Logic Low Input Current <u>3/</u>	-400µA max @ V <sub>IL</sub> = 0.5V
<b>DC Supply Currents</b>		
I <sub>CC</sub>	V <sub>CC</sub> = +5.5V (pin 31), all other pins at GND	590mA max

Notes:

1/ and 2/ The total loads on these outputpairs (1 & 2) must be matched to within 15pF in order to maintain signal skews between the lines of ≤ 5nSec maximum.

3/ Current out of a terminal is given as a negative value.

4/ Maximum total capacitance loads allowable on these pins are:

DATA,  $\overline{\text{DATA}}$                     40 pF max

TX  $\overline{\text{INHIBIT}}$                     45 pF max

DATA<sub>st</sub> &  $\overline{\text{DATA}}_{st}$                 50 pF max

## AC Electrical Characteristics

(V<sub>CC</sub> = 5V ±10%, T<sub>C</sub> = -55 °C to +100°C, See Figure 1, unless otherwise specified)

Symbol	Parameter / Condition	Min	Max	Unit
T1	Stable input data setup time prior to Sys Clr/Load rising edge	40	-	ns
T2	Stable input data hold time after Sys Clr/Load rising edge	20	-	ns
PW1	Sys Clr/Load pulsewidth	50	-	ns
T3	Sys Clr/Load disable to Encoder Enable pulse	40	-	ns
PW2	Encoder Enable pulsewidth	100	400	ns
T4	Encoder Enable rising edge to TX $\overline{\text{Inhibit}}$ disable (thruput delay)	30	140	ns
T5	Transmit/Self Test selection to TX $\overline{\text{Inhibit}}$ disable set-up time	50	-	ns
T6	TX $\overline{\text{Inhibit}}$ disable to output data delay (Transmit/Self Test = high)	-	10	ns
T7	DATA Output to $\overline{\text{DATA}}$ output delay {Z <sub>LOAD</sub> (DATA) = Z <sub>LOAD</sub> ( $\overline{\text{DATA}}$ ), C <sub>LOAD</sub> ≤ 40pF}	-	5	ns
PW3	DATA and $\overline{\text{DATA}}$ output half-bit pulsewidth	47	53	ns
PW4	DATA and $\overline{\text{DATA}}$ output bit pulsewidth	97	103	ns
T8	TX $\overline{\text{Inhibit}}$ disable to output DATA <sub>st</sub> delay	-	10	ns
T9	DATA <sub>st</sub> output $\overline{\text{DATA}}_{st}$ output delay {Z <sub>LOAD</sub> (DATA <sub>st</sub> ) = Z <sub>LOAD</sub> ( $\overline{\text{DATA}}_{st}$ ), C <sub>LOAD</sub> ≤ 50pF}	-	5	ns
PW5	DATA <sub>st</sub> and $\overline{\text{DATA}}_{st}$ output half-bit pulsewidth	47	53	ns
PW6	DATA <sub>st</sub> and $\overline{\text{DATA}}_{st}$ output bit pulsewidth	97	103	ns
T10	End of output DATA, $\overline{\text{DATA}}$ , DATA <sub>st</sub> or $\overline{\text{DATA}}_{st}$ to TX $\overline{\text{Inhibit}}$ enable	-	10	ns
T11	TX $\overline{\text{Inhibit}}$ enable to next Transmit/Self Test selection	50	-	ns

## Input Capacitance Table

Pin #	Pin Name	Maximum Input Capacitance
41	40 MHz	30 pF
40	Encoder Enable	30 pF
34	External Encoder Inhibit	30 pF
20	Parity Select	15 pF
22	34 Bit Select	15 pF
21	35 Bit Select	15 pF
42	Sys Clr/ Load	15 pF
37	Transmit/ $\overline{\text{Self Test}}$	45 pF
36	4 Bit SIS/ SOS Select	45 pF
15	WI Bit	15 pF
16	Sync Bit	15 pF
24 - 27	4 Bit SIS/ SOS Input	15 pF
43 - 60, 1 - 14	32 Bit Parallel Word Input	15 pF

## Word Selection Truth Table

4 Bit Select	34 Bit Select	35 Bit Select	Word Length
High	X	X	4 Bit
Low	High	X	34 Bit
Low	Low	High	35 Bit
Low	Low	Low	Illegal

## Functional Description and Pinout

Pin #	Pin Name	Function
31	VCC	+5V $\pm$ 10%
39	DATA $\underline{1}$ /	Manchester Encoder Serial DATA Output (Max Load 40 pF).
38	$\overline{\text{DATA}} \underline{1}$ /	Manchester Encoded Serial $\overline{\text{DATA}}$ Output (Max Load 40 pF).
29	T <sub>X</sub> $\overline{\text{Inhibit}}$	Transmit Inhibit Output (Max load 45 pF).
33	DATA <sub>ST</sub> $\underline{1}$ /	Manchester Encoded Serial DATA Output for purpose of self-testing. Connected to decoder self-test input. Controlled by Transmit/ $\overline{\text{Self-Test}}$ function (max load 50 pF).
32	$\overline{\text{DATA}}_{\text{ST}} \underline{1}$ /	Manchester Encoded Serial $\overline{\text{DATA}}$ Output for Purpose Of Self-Testing. Connected to Decoder Self-test Input. Controlled By Transmit/ $\overline{\text{Self-Test}}$ Function. (Max Load 50 pF).
41	40 MHz	40 MHz $\pm$ 0.1% TTL input to encoder. Symmetry 35% min. Rise and fall times 5nSec max.
20	Parity Select	Low Level Input for even parity, high level input for odd parity. Parity determined on 34 Bit word (Sync, W1, 32 Data Bits).
40	Encoder Enable	Asynchronous enable input pulse. Enables transmission when a high level signal is input.
37	Transmit/ $\overline{\text{Self-Test}}$	High level input enables transmission of data thru data and data outputs: Disables DATA <sub>st</sub> and $\overline{\text{DATA}}_{\text{st}}$ outputs; Which both go to low logic state. Low level input enables transmission of DATA thru DATA <sub>st</sub> and $\overline{\text{DATA}}_{\text{st}}$ outputs; Disables DATA and $\overline{\text{DATA}}$ outputs, which both go to high logic state.
36	4 Bit SIS/SOS Select	High level selects 4 Bit SIS/SOS transmission. This will enable 4 Bit inputs to be loaded into the 4 Bit SIS/SOS register
22	34 Bit Select	High level selects 34 Bit transmission (32 Data Bits, W1 Bit and Sync Bit).
21	35 Bit Select	High level selects 35 Bit transmission (32 data Bits, W1 Bit, Sync Bit and Parity Bit).
42	Sys Clr/Load	A low level allows data at input pins to be loaded, clears the parity generator and initializes the internal controller. A positive going edge latches input data present at that time into the data registers.

## Functional Description and Pinout (con't)

Pin #	Pin Name	Function
43-60 1-14	32 Bit Parallel Word Input (Pin 43 MSB) (Pin 14 LBS)	32 Bit Parallel Input for Data Word. This data is latched into the 32 Bit register on a Sys Clr/Load positive going edge.
16	Sync Bit	Input for Sync Bit which is latched into the 2 Bit Register on a Sys Clr/Load positive going edge (Sync Bit always logic high).
15	WI Bit	Input for Word Identifier Bit Which is latched into the 2 Bit register on a Sys Clr/Load positive going edge.
24 25 26 27	4 Bit SIS/SOS Input: Bit 4 (MSB) C/I Data Sync (LSB)	4 Bit Parallel Input for SIS/SOS which is latched into the 4 Bit SIS/SOS Register on a Sys Clr/Load positive going edge.
34	$\overline{\text{External Encoder Inhibit}}$	Asynchronous inhibit. A low forces $\overline{\text{DATA}}$ and $\overline{\text{DATA}}$ to a common high state and $\overline{\text{DATA}}_{st}$ and $\overline{\text{DATA}}_{st}$ to a common low state.
17 18 19 23 28 30 35		Grounds. All ground pins are common and connected to hybrid case.

1/ Equal loads must be applied to these output pairs.

Pin #'s	Functions	Pin #'s	Functions
1	(BIT 14)	31	Vcc (+5V)
2	(BIT 13)	32	$\overline{\text{DATA ST}}$
3	(BIT 12)	33	DATA ST
4	(BIT 11)	34	EXTERNAL ENCODER INHIBIT
5	(BIT 10)	35	GND
6	(BIT 9)	36	4 BIT SIS/SOS SELECT
7	(BIT 8)	37	$\text{TX}/\overline{\text{SELF TEST}}$
8	(BIT 7)	38	SERIAL $\overline{\text{DATA}}$
9	(BIT 6)	39	SERIAL DATA
10	(BIT 5)	40	ENCODER ENABLE
11	(BIT 4)	41	40MHz IN
12	(BIT 3)	42	SYS CLR/LOAD
13	(BIT 2)	43	(BIT 32) MSB
14	(BIT 1) LSB	44	(BIT 31)
15	W.I. BIT	45	(BIT 30)
16	SYNC BIT	46	(BIT 29)
17	GND	47	(BIT 28)
18	GND	48	(BIT 27)
19	GND	49	(BIT 26)
20	PARITY SELECT	50	(BIT 25)
21	35 BIT SELECT	51	(BIT 24)
22	34 BIT SELECT	52	(BIT 23)
23	GND	53	(BIT 22)
24	BIT 4 (MSB)	54	(BIT 21)
25	CLEAR/LOAD	55	(BIT 20)
26	DATA	56	(BIT 19)
27	SYNC (LSB)	57	(BIT 18)
28	GND	58	(BIT 17)
29	$\text{TX } \overline{\text{INHIBIT}}$	59	(BIT 16)
30	GND	60	(BIT 15)






### Ordering Information

Model Number	Package
CT1496-2	Flat Package

### Flat Package Outline



Specifications subject to change without notice.

**Aeroflex Circuit Technology**  
35 South Service Road  
Plainview New York 11803

**Telephone: (516) 694-6700**  
**FAX: (516) 694-6715**  
**Toll Free Inquiries: 1-(800)THE-1553**