

# **P-Channel Enhancement MOSFET**

#### **Features**

- Drain-Source Breakdown Voltage V<sub>DSS</sub> -30 V
- Drain-Source On-Resistance  $R_{DS(ON)}\,58m\Omega,\,\text{at V}_{GS}=\text{-}10\text{V},\,\text{I}_{D}=\text{-}3.2\text{A}$   $R_{DS(ON)}\,75m\Omega,\,\text{at V}_{GS}=\text{-}4.5\text{V},\,\text{I}_{D}=\text{-}2.5\text{A}$
- Continuous Drain Current at T<sub>C</sub>=25°C I<sub>D</sub> = -3.0A
- Advanced high cell density Trench Technology
- RoHS Compliance & Halogen Free


## **Applications**

- Power Management
- Lithium Ion Battery


## **Description**

The CTL0353PS-R3 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where low in-line power loss are needed in a very small outline surface mount package.

# **Package Outline**



### **Schematic**





# **P-Channel Enhancement MOSFET**

# Absolute Maximum Rating at 25°C

Symbol	Parameters	Test Conditions	Min	Notes
VDS	Drain-Source Voltage	-20	V	
Vgs	Gate-Source Voltage	±20	V	
ΙD	Continuous Drain Current	-3.0	Α	1
Ірм	Pulsed Drain Current	-12	Α	1
PD	Total Power Dissipation	1.04	W	2
Тѕтс	Storage Temperature Range	-55 to 150	°C	
TJ	Operating Junction Temperature Range	-55 to 150	°C	

### **Thermal Characteristics**

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units	Notes
R⊕JA4	Thermal Resistance			120		00 444	4.4
<b>К</b> ӨЈА4	Junction-Ambient (t=10s)			120		°C W	1,4



# **P-Channel Enhancement MOSFET**

## **Electrical Characteristics** $T_A = 25$ °C (unless otherwise specified)

#### **Static Characteristics**

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units	Notes
Bvdss	Drain-Source Breakdown Voltage	Vgs= 0V, ID= -250μA	-30	-	-	V	
IDSS	Drain-Source Leakage Current	VDS = -30V, VGS = 0V	-	-	-1	μА	
Igss	Gate-Source Leakage Current	Vgs = ±20V, Vps = 0V	-	-	±100	nA	

### **On Characteristics**

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units	Notes
D	Drain Course On Registeres	$V_{GS} = -10V$ , $I_D = -3.2A$	-	58	70	mΩ	2
R <sub>DS(ON)</sub>	Drain-Source On-Resistance	Vgs = -4.5V, ID = -2.5A	-	75	95	mΩ	3
V <sub>GS(th)</sub>	Gate-Source Threshold Voltage	V <sub>G</sub> S = V <sub>D</sub> S, I I <sub>D</sub> =-250μA	-1		-3	V	3

**Dynamic Characteristics** 

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units	Notes
Ciss	Input Capacitance	Vgs =0V,	-	460	ı		
Coss	Output Capacitance	Vps =-15V	-	74	-	pF	
Crss	Reverse Transfer Capacitance	f=1MHz	-	23	-		

# **Switching Characteristics**

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units	Notes
T <sub>D(ON)</sub>	Turn-On Delay Time	$V_{DS} = -15V$ ,	-	33	-		
TR	Rise Time	$V_{GS} = -10V$ ,	-	17	-		
T <sub>D(OFF)</sub>	Turn-Off Delay Time	$R_G = 6\Omega$ ,	-	39	-	ns	
TF	Fall Time	$R_L=15\Omega$ ,	-	5	-		
Q <sub>G</sub>	Total Gate Charge	V <sub>DS</sub> = -15V ,	-	6.8			
Qgs	Gate-Source Charge	$V_{GS} = -4.5V$ ,	-	2.8	-	nC	
Q <sub>GD</sub>	Gate-Drain Charge	$I_D = -1.7A$	-	2.3	-		




# **P-Channel Enhancement MOSFET**

#### **Drain-Source Diode Characteristics**

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units	Notes
VsD	Body Diode Forward Voltage	Vgs = 0V, ID = -1A	-	-0.8	-1.2	V	
Isp	Body Diode Continuous Current		-	-	-1	А	1

#### Note:

- 1. The power dissipation is limited by 150°C junction temperature.
- 2. Device mounted on a glass-epoxy board



FR-4 25.4 × 25.4 mm .

2 Oz Copper

**Actual Size** 


- 3. The data tested by pulsed , pulse width  $\,\leq\,300\mu s$  , duty cycle  $\,\leq\,2\%$
- 4. Thermal Resistance follow JESD51-3.








# **P-Channel Enhancement MOSFET**


## **Typical Characteristic Curves**


















# **P-Channel Enhancement MOSFET**








# **P-Channel Enhancement MOSFET**

### **Test Circuits & Waveforms**

**Figure 9: Gate Charge Test Circuit** 



**Figure 11: Switching Time Test Circuit** 






Figure 10: Gate Charge Waveform




**Figure 12: Switching Time Waveform** 






# **Package Dimension (SOT-23)**



Note: Dimensions in mm


# Recommended pad layout for surface mount leadform



Note: Dimensions in mm

# **P-Channel Enhancement MOSFET**

# **Marking Information**



0353: Device Number

# **Ordering Information**


Part Number	Description	Quantity
CTL0353PS-R3	SOT-23 Reel	3000 pcs





# **P-Channel Enhancement MOSFET**

### **Reflow Profile**



Profile Feature	Pb-Free Assembly Profile
Temperature Min. (Tsmin)	150°C
Temperature Max. (Tsmax)	200°C
Time (ts) from (Tsmin to Tsmax)	60-120 seconds
Ramp-up Rate (t∟ to t⊳)	3°C/second max.
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60 – 150 seconds
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 seconds
Ramp-down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/second max
Time 25°C to Peak Temperature	8 minutes max.



## P-Channel Enhancement MOSFET

#### **DISCLAIMER**

CT MICRO RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. CT MICRO DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

CT MICRO ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL OF CT MICRO INTERNATIONAL CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instruction for use provided in the labelling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.