



CTL550NS08-T52

N-Channel Enhancement MOSFET

Features

- Drain-Source Breakdown Voltage V_{DSS} 80V
- Drain-Source On-Resistance
 $R_{DS(ON)}$ 11m Ω , at $V_{GS}=10V$, $I_D=40A$
- Continuous Drain Current at $T_C=25^\circ C$ $I_D=55A$
- Advanced high cell density Trench Technology
- RoHS Compliance & Halogen Free


Applications

- DC/DC Converter
- Load Switch
- Power Management


Description

The CTL550NS08-T52 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application.

Package Outline



Schematic





CTL550NS08-T52

N-Channel Enhancement MOSFET

Absolute Maximum Rating at 25°C

Symbol	Parameters	Test Conditions	Min	Note
V _{DS}	Drain-Source Voltage	80	V	
V _{GS}	Gate-Source Voltage	±20	V	
I _D	Continuous Drain Current @T _c =25°C	55	A	1
I _{DM}	Pulsed Drain Current	220	A	1
P _D	Total Power Dissipation @T _c =25°C	62.5	W	2
T _{STG}	Storage Temperature Range	-55 to 150	°C	
T _J	Operating Junction Temperature Range	-55 to 150	°C	

Thermal Characteristics

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units	Notes
R _{θJC}	Thermal Resistance Junction-Case		--	--	2	°C/W	1,4

**Electrical Characteristics** $T_A = 25^\circ\text{C}$ (unless otherwise specified)**Static Characteristics**

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units	Notes
$B_{V_{DS}}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	80	-	-	V	
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 80V, V_{GS} = 0V$	-	-	1	μA	
I_{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	± 100	nA	

On Characteristics

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units	Notes
$R_{DS(ON)}$	Drain-Source On-Resistance	$V_{GS} = 10V, I_D = 40A$	-	11	13	m Ω	3
$V_{GS(th)}$	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$	4.0	-	6.5	V	3

Dynamic Characteristics

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units	Notes
C_{ISS}	Input Capacitance	$V_{GS} = 0V,$	-	7400	-	pF	
C_{OSS}	Output Capacitance	$V_{DS} = 20V$	-	450	-		
C_{RSS}	Reverse Transfer Capacitance	$f = 1MHz$	-	140	-		

Switching Characteristics

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units	Notes
$T_{D(ON)}$	Turn-On Delay Time	$V_{DS} = 30V, R_G = 10\Omega$ $V_{GS} = 10V, R_L = 15\Omega$	-	80	-	ns	
T_R	Rise Time		-	37	-		
$T_{D(OFF)}$	Turn-Off Delay Time		-	140	-		
T_F	Fall Time		-	27	-		
Q_G	Total Gate Charge	$V_{DS} = 60V,$	-	120	-	nC	
Q_{GS}	Gate-Source Charge	$V_{GS} = 10V,$	-	54	-		
Q_{GD}	Gate-Drain (Miller) Charge	$I_D = 75A$	-	38	-		



CTL550NS08-T52

N-Channel Enhancement MOSFET

Drain-Source Diode Characteristics

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units	Notes
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{SD} = 1A$	-	-	1.5	V	1
I_{SD}	Body Diode Continuous Current		-	-	1	A	1

Note:

1. The power dissipation is limited by 150°C junction temperature.
2. The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
3. Thermal Resistance follow JESD51-3.



Typical Characteristic Curves




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6



CTL550NS08-T52

N-Channel Enhancement MOSFET




Figure 7




Figure 8



CTL550NS08-T52

N-Channel Enhancement MOSFET

Test Circuits & Waveforms

Figure 9: Gate Charge Test Circuit




Figure 10: Gate Charge Waveform




Figure 11: Switching Time Test Circuit






Figure 12: Switching Time Waveform






Package Dimension (TO-252)



Dimensions in mm unless otherwise stated


Recommended pad layout for surface mount leadform



Dimensions in mm unless otherwise stated



Marking Information




- CT : Denotes “ CT Micro”
- 550NS08 : Device Number
- Y : Fiscal Year
- WW : Work Week
- A : Production Code

Ordering Information

Part Number	Description	Quantity
CTL550NS08-T52	TO-252 Reel	2500 pcs



Reflow Profile



Profile Feature	Pb-Free Assembly Profile
Temperature Min. (T _{smin})	150°C
Temperature Max. (T _{smax})	200°C
Time (t _s) from (T _{smin} to T _{smax})	60-120 seconds
Ramp-up Rate (t _L to t _P)	3°C/second max.
Liquidous Temperature (T _L)	217°C
Time (t _L) Maintained Above (T _L)	60 – 150 seconds
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t _P) within 5°C of 260°C	30 seconds
Ramp-down Rate (T _P to T _L)	6°C/second max
Time 25°C to Peak Temperature	8 minutes max.



N-Channel Enhancement MOSFET

DISCLAIMER

CT MICRO RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. CT MICRO DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

CT MICRO ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL OF CT MICRO INTERNATIONAL CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instruction for use provided in the labelling, can be reasonably expected to result in significant injury to the user.*
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.*