

US Audio Multiplexing Decoder


Description

The CXA2194Q is an IC designed as a decoder for the Zenith TV Multi-channel System and also corresponds with I²C bus. Functions include stereo demodulation, SAP (Separate Audio Program) demodulation, dbx noise reduction and sound processor. Various kinds of filters are built in while adjustment, mode control and sound processor control are all executed through I²C bus.

Features

- Alignment-free VCO and filter
 - Audio multiplexing decoder
 - dbx noise reduction decoder
 - sound processor
 - Two external inputs
 - Pass switch
 - Bass control
 - Treble control
 - Volume control
- are all included in a single chip. Almost any sort of signal processing is possible through this IC.
- Input level, separation adjustments and each mode control are possible through I²C bus.

48 pin QFP (Plastic)



Applications

TV, VCR and other decoding systems for US audio multiplexing TV broadcasting

Structure

Bipolar silicon monolithic IC

Absolute Maximum Ratings (Ta = 25°C)

• Supply voltage	V _{CC}	11	V
• Operating temperature	T _{opr}	–20 to +75	°C
• Storage temperature	T _{stg}	–65 to +150	°C
• Allowable power dissipation	P _D	0.6	W


Range of Operating Supply Voltage

9 ± 0.5	V
---------	---


* A license of the dbx-TV noise reduction system is required for the use of this device.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View)



Pin Description (Ta = 25°C, Vcc = 9V)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
44	BASSR1	4.0V		BASS filter pin. (Right channel) (Connect a 47nF capacitor between Pins 44 and 45.) The cutoff frequency is determined by the built-in resistor and the external capacitance.
45	BASSR2	4.0V		
46	BASSL1	4.0V		BASS filter pin. (Left channel) (Connect a 47nF capacitor between Pins 46 and 47.) The cutoff frequency is determined by the built-in resistor and the external capacitance.
47	BASSL2	4.0V		
48	TRER	4.0V		TREBLE filter pin. (Right channel) (Connect a 6.8nF capacitor between this pin and GND.)
1	TREL	4.0V		TREBLE filter pin. (Left channel) (Connect a 6.8nF capacitor between this pin and GND.)
2	LSOUT-R	4.0V		LSOUT right channel output pin.
3	LSOUT-L	4.0V		LSOUT left channel output pin.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
4	SDA	—		Serial data I/O pin. $V_{IH} > 0V$ $V_{IL} < 1.5V$
5	SCL	—		Serial clock input pin. $V_{IH} > 3.0V$ $V_{IL} < 1.5V$
6	DGND	—		Digital block GND.
8	MAININ	4.0V		Input the (L + R) signal from MAINOUT (Pin 9).
9	MAINOUT	4.0V		(L + R) signal output pin.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
11	PCINT1	4.0V		Stereo block PLL loop filter integrating pin.
12	PCINT2	4.0V		
13	PLINT	5.1V		Pilot cancel circuit loop filter integrating pin. (Connect a 1μF capacitor between this pin and GND.)
14	COMPIN	4.0V		Audio multiplexing signal input pin.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
15	VGR	1.3V		Band gap reference output pin. (Connect a 10 μ F capacitor between this pin and GND.)
16	IREF	1.3V		Set the filter and VCO reference current. The reference current is adjusted with the BUS DATA based on the current which flows to this pin. (Connect a 62k Ω ($\pm 1\%$) resistor between this pin and GND.)
17	GND	—		Analog block GND.
18	SAPTC	4.5V		Set the time constant for the SAP carrier detection circuit. (Connect a 4.7 μ F capacitor between this pin and GND.)
19	Vcc	—		Supply voltage pin.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
21	SUBOUT	4.0V		(L – R) signal output pin.
22	STIN	4.0V		Input the (L – R) signal from SUBOUT (Pin 21).
25	SAPIN	4.0V		Input the (SAP) signal from SAPOUT (Pin 24).
23	NOISETC	3.0V		Set the time constant for the noise detection circuit. (Connect a 4.7μF capacitor between this pin and GND.)
24	SAPOUT	4.0V		SAP FM detector output pin.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
26	VE	4.0V		Variable de-emphasis integrating pin. (Connect a 2700pF capacitor and a 3.3kΩ resistor in series between this pin and GND.)
27	VEWGT	4.0V		Weight the variable de-emphasis control effective value detection circuit. (Connect a 0.047μF capacitor and a 3kΩ resistor in series between this pin and GND.)
28	VETC	1.7V		Determine the restoration time constant of the variable de-emphasis control effective value detection circuit. (The specified restoration time constant can be obtained by connecting a 3.3μF capacitor between this pin and GND.)
30	VEOUT	4.0V		Variable de-emphasis output pin. (Connect a 4.7μF non-polar capacitor between Pins 30 and 31.)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
31	VCAIN	4.0V		VCA input pin. Input the variable de-emphasis output signal from Pin 30 via a coupling capacitor.
32	VCATC	1.7V		Determine the restoration time constant of the VCA control effective value detection circuit. (The specified restoration time constant can be obtained by connecting a 10μF capacitor between this pin and GND.)
33	VCAWGT	4.0V		Weight the VCA control effective value detection circuit. (Connect a 1μF capacitor and a 3.9kΩ resistor in series between this pin and GND.)
35	AUX1-R	4.0V		Right channel external input 1 pin.
36	AUX1-L	4.0V		Left channel external input 1 pin.
37	AUX2-R	4.0V		Right channel external input 2 pin.
38	AUX2-L	4.0V		Left channel external input 2 pin.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
39	LPOUT-R	4.0V		LPOUT right channel output pin.
40	LPOUT-L	4.0V		LPOUT left channel output pin.
41	LPIN-R	4.0V		Right channel loop input pin.
42	LPIN-L	4.0V		Left channel loop input pin.
7	NC	—	⑦ —	
10	NC	—	⑩ —	
20	NC	—	⑳ —	
29	NC	—	㉑ —	
34	NC	—	③④ —	
43	NC	—	④③ —	

Electrical Characteristics

COMPIN input level Main (L + R) (Pre-Emphasis: OFF) = 245mVrms
 (100% modulation level) SUB (L – R) (dbx-TV: OFF) = 490mVrms
 Pilot = 49mVrms
 SAP Carrier = 147mVrms
 $f_H = 15.734\text{kHz}$


(Ta = 25°C, Vcc = 9V)

No.	Item	Signal	Mode	Input pin	Input signal	Measurement conditions	Filter	Output pin	Min.	Typ.	Max.	Unit
1	Current consumption	Icc		14	No signal				30	40	50	mA
2	Main output level	Vmain	MONO	14	Mono 1kHz 100% mod. Pre-em. ON			39/40	440	490	540	mVrms
3	Main de-emphasis frequency characteristic	FCdeem	MONO	14	Mono 5kHz 30% mod. Pre-em. ON	20 log ('5k'/'1k')		39/40	–1.2	0	1.0	dB
4	Main LPF frequency characteristic	FCmain	MONO	14	Mono 12kHz 30% mod. Pre-em. ON	20 log ('12k'/'1k')		39/40	–3.0	–1.0	1.0	dB
5	Main distortion	THDm	MONO	14	Mono 1kHz 100% mod. Pre-em. ON		15kLPF	39/40	—	0.1	0.5	%
6	Main overload distortion	THDmmax	MONO	14	Mono 1kHz 200% mod. Pre-em. ON		15kLPF	39/40	—	0.15	0.5	%
7	Main S/N	SNmain	MONO	14	Mono 1kHz, Pre-em. ON	20 log ('100%'/'0%')	15kLPF	39/40	61	69	—	dB
8	Sub output level	Vsub	ST	14	SUB (L-R), 1kHz, 100% mod., NR OFF			21	150	190	230	mVrms
9	Sub LPF frequency characteristic	FCsub	ST	14	SUB (L-R) 12kHz, 30% mod., NR OFF	20 log ('12k'/'1k')		21	–3.0	–0.5	1.0	dB
10	Sub distortion	THDsub	ST	14	SUB (L-R) 1kHz, 100% mod., NR OFF		15kLPF	21	—	0.1	1.0	%
11	Sub overload distortion	THDsmax	ST	14	SUB (L-R), 1kHz, 200% mod., NR OFF		15kLPF	21	—	0.2	2.0	%
12	Sub S/N	SNsub	ST	14	SUB (L-R) 1kHz, NR OFF	20 log ('100%'/'0%')	15kLPF	21	56	64	—	dB
13	ST → SAP Crosstalk	CTst	SAP	14	SUB (L-R), 1kHz, 100% mod., NR ON, SAP Carrier (5f _H)	20 log ('NRSW = 0'/'NRSW = 1')	1kBPF	40	60	70	—	dB

No.	Item	Signal	Mode	Input pin	Input signal	Measurement conditions	Filter	Output pin	Min.	Typ.	Max.	Unit
14	Sub pilot leak	PCsub	ST	14	PILOT (f _H) 0dB	0dB = 49mVrms	f _H BPF	21	—	−35	−27	dB
15	Stereo ON level	THst	ST	14	Change PILOT (f _H) Level	0dB = 49mVrms		BUS RETURN	−9.0	−6.0	−3.0	dB
16	Stereo ON/OFF hysteresis	HYst				20 log ('on level'/'off level')			3.5	6.0	8.5	dB
17	SAP output level	Vsap	SAP	14	SAP 1kHz 100% mod. NR OFF			24	150	190	230	mVrms
18	SAP LPF frequency characteristic	FCsap	SAP	14	SAP 10kHz, 30% mod. NR OFF	20 log ('10k'/'1k')		24	−3.0	0	2.5	dB
19	SAP distortion	THDsap	SAP	14	SAP 1kHz 100% mod. NR OFF		15kLPF	24	—	2.5	6.0	%
20	SAP S/N	SNsap	SAP	14	SAP 1kHz, NR OFF	20 log ('100%'/'0%')	15kLPF	24	46	55	—	dB
21	SAP → ST Cross talk	CTsap	ST	14	SAP 1kHz, 100% mod. NR ON, PILOT (f _H)	20 log ('NRSW = 1'/'NRSW = 0')	1kBPF	40	60	70	—	dB
22	SAP ON level	THsap	SAP	14	Change SAP Carrier (5f _H) Level	0dB = 147mVrms		BUS RETURN	−12.0	−9.0	−6.5	dB
23	SAP ON/OFF hysteresis	HYsap				20 log ('on level'/'off level')			2.0	4.0	6.0	dB
24	ST separation 1 L → R	STLsep1	ST	14	ST-L 300Hz 30% mod. NR ON		15kLPF	39/40	23	35	—	dB
25	ST separation 1 R → L	STRsep1	ST	14	ST-R 300Hz 30% mod. NR ON		15kLPF	39/40	23	35	—	dB
26	ST separation 2 L → R	STLsep2	ST	14	ST-L 3kHz 30% mod. NR ON		15kLPF	39/40	23	35	—	dB
27	ST separation 2 R → L	STRsep2	ST	14	ST-R 3kHz 30% mod. NR ON		15kLPF	39/40	23	35	—	dB
28	LPOUT output level	Vtp	EXT	35/36 37/38	Sine wave 1kHz, 490mVrms	0dB = 490mVrms		39/40	−0.5	0	0.5	dB

No.	Item	Signal	Mode	Input pin	Input signal	Measurement conditions	Filter	Output pin	Min.	Typ.	Max.	Unit
29	LPOUT muted amount	MUlp1	INT	14	MONO 1kHz, 100%, Pre-em. ON	20 log (M1 = "0" /M1 = "1")	1kBPF	39/40	—	−85	−70	dB
30		MUlp2	EXT	35/36 37/38	Sine wave 1kHz, 490mVrms	20 log (M1 = "0" /M1 = "1")			—	−90	−75	dB
31	LSOUT output level	VIs	INT	14	MONO 1kHz 100%, Pre-em. ON	0dB = 490mVrms		2/3	−0.9	0	0.9	dB
			EXT	35/36 37/38	Sine wave 1kHz, 490mVrms	0dB = 490mVrms						
32	LSOUT cross talk	CTIs	INT	35/36 37/38	Sine wave 1kHz, 490mVrms	0dB = 490mVrms EXT → INT	1kBPF	2/3	—	−75	−60	dB
			EXT	14	MONO 1kHz 100%, Pre-em. ON	0dB = 490mVrms INT → EXT	1kBPF	2/3	—	−90	−80	dB
33	LSOUT muted amount	MUIs	EXT	35/36 37/38	Sine wave 1kHz, 490mVrms	20 log (M2 = "0" /M2 = "1")	1kBPF	2/3	—	−90	−75	dB
34	LSOUT DC offset	OSIs	INT EXT	—	No signal	Mute (M2 = 0)/ DC difference when there is no signal		2/3	−25	0	25	mV
35	LSOUT distortion	THDIIs	EXT	35/36 37/38	Sine wave 1kHz, 490mVrms		15kLPF	2/3	—	0.01	0.5	%
36	LSOUT S/N	SNIs	EXT	35/36 37/38	Sine wave 1kHz, 490mVrms	20 log (490mVrms/ 'No signal')	15kLPF	2/3	75	88	—	dB
37	LSOUT overload distortion	THDIsmax	EXT	35/36 37/38	Sine wave 1kHz, 2Vrms		15kLPF	2/3	—	0.1	1.0	%
38	BASS maximum value	TBmax	EXT	35/36 37/38	Sine wave 100Hz, 245mVrms	BASS = "F" 0dB = 245mVrms		2/3	11	12	13	dB
39	BASS minimum value	TBmin	EXT	35/36 37/38	Sine wave 100Hz, 245mVrms	BASS = "0" 0dB = 245mVrms		2/3	−13	−12	−11	dB
40	TREBLE maximum value	TTmax	EXT	35/36 37/38	Sine wave 10kHz, 245mVrms	TREBLE = "F" 0dB = 245mVrms		2/3	11	12	13	dB
41	TREBLE minimum value	TTmin	EXT	35/36 37/38	Sine wave 10kHz, 245mVrms	TREBLE = "0" 0dB = 245mVrms		2/3	−13	−12	−11	dB
42	Volume minimum value	VOLmin	EXT	35/36 37/38	Sine wave 1kHz, 490mVrms	VOL-L = "0", VOL-R = "0" 0dB = 490mVrms	1kBPF	2/3	—	−90	−75	dB

Electrical Characteristics Measurement Circuit



Adjustment Method

The resister data is set to the standard value.

1. ATT adjustment

- 1) Input a 100Hz, 245mVrms sine wave signal to COMPIN and monitor the LPOUT-L output level. Then, adjust the "ATT" data for ATT adjustment so that the LPOUT-L output goes to the standard value (490mVrms).
- 2) Adjustment range: $\pm 30\%$
Adjustment bits: 4 bits

2. Separation adjustment

- 1) Input ST-L signal (modulation factor 30%, frequency 300Hz NR-ON) to COMPIN. At this time, adjust the "WIDEBAND" adjustment data to reduce LPOUT-R output to the minimum.
- 2) Next, set the frequency only of the input signal to 3kHz and adjust the "SPECTRAL" adjustment data to reduce LPOUT-R output to the minimum.
- 3) The adjustments in 2 and 3 above are performed to optimize the separation.
- 4) "WIDEBAND" "SPECTRAL"
Adjustment range: $\pm 30\%$ Adjustment range: $\pm 15\%$
Adjustment bits: 6 bits Adjustment bits: 6 bits

Note) Adjust this IC through tuner and IF when this IC is mounted on the set.

Register Specifications

Slave address

SLAVE RECEIVER	SLAVE TRANSMITTER
80H (1000 0000)	81H (1000 0001)

Register table

SUB ADDRESS		DATA							
MSB	LSB	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
****0000		*		TEST-DA	TEST1	ATT (4)			
****0001		*							
****0010		*							
****0011		*		SPECTRAL (6)					
****0100		*		WIDEBAND (6)					
****0101		*				NRSW	FOMO	SAPC	M1
****0110		*		PSW	FEXT1	FEXT2	TVSW	EXT	M2
****0111		*		VOL-L (6)					
****1000		*		VOL-R (6)					
****1001		*				BASS (4)			
****1010		*				TREBLE (4)			

*: Don't care

Status Registers

STA1	STA2	STA3	STA4	STA5	STA6	STA7	STA8
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
POWER ON RESET	STEREO	SAP	NOISE	—	—	—	—

Note) The microcomputer reads both SAP and NOISE status and judges SAP discrimination.

Description of Registers

Control registers

Register	Number of bits	Classification*1	Standard setting	Contents
ATT	4	A	9	Input level adjustment
SPECTRAL	6	A	1F	Adjustment of stereo separation (3kHz)
WIDEBAND	6	A	1F	Adjustment of stereo separation (300Hz)
TEST-DA	1	T	0	DAC test mode
TEST1	1	T	0	Test mode
VOL-L	6	U	3F	Left channel volume control
VOL-R	6	U	3F	Right channel volume control
BASS	4	U	8	Bass control
TREBLE	4	U	8	Treble control
NRSW	1	U	0	Selection of the output signal (Stereo mode, SAP mode)
FOMO	1	U	0	Forced MONO (Left channel only is MONO during SAP output.)
TVSW	1	U	0	Selection of TV mode or external input mode
EXT	1	U	0	Selection of external input 1 mode or external input 2 mode (TVSW = 1)
FEXT1	1	U	0	External input 1 forced MONO
FEXT2	1	U	0	External input 2 forced MONO
PSW	1	U	0	Selection of internal mode or LPIN mode
M1	1	U	1	Selection of LPOUT mute function ON/OFF
M2	1	U	1	Selection of LSOUT mute function ON/OFF
SAPC	1	S	0	Selection of SAP mode or L + R mode according to the presence of SAP broadcasting

*1 Classification U: User control

A: Adjustment

S: Proper to set

T: Test

Status registers

Register	Number of bits	Contents
PONRES	1	POWER ON RESET detection; 1: RESET
STEREO	1	Stereo discrimination of the COMPIN input signal; 1: Stereo
SAP	1	SAP discrimination of the COMPIN input signal; 1: SAP
NOISE	1	Noise level discrimination of the SAP signal; 1: Noise

Description of Control Registers

- ATT (4): Adjust the signal level input to COMPIN (Pin 14) to the standard input level (245mVrms).
Variable range of the input signal: 245mVrms –5.0dB to +3.0dB
0 = Level min.
F = Level max.
- SPECTRAL (6): Perform high frequency (fs = 3kHz) separation adjustment.
0 = Level max.
3F = Level min.
- WIDEBAND (6): Perform low frequency (fs = 300Hz) separation adjustment.
0 = Level min.
3F = Level max.
- TEST-DA (1): Set DAC output test mode.
0 = Normal mode
1 = DAC output test mode
In addition, the following outputs are present at Pin 40.
LPOUT-L (Pin 40): DA control DC level
- TEST1 (1): Monitor SAPBPF and NRBPF outputs.
0 = Normal mode
1 = SAPBPF, NRBPF outputs
In addition, the following outputs are present at Pins 40 and 39.
LPOUT-L (Pin 40): SAP BPF OUT
LPOUT-R (Pin 39): NR BPF OUT
- VOL-L (6): LSOUT-L output signal level control
0 = Volume Min. (–80dB)
3F = Volume Max. (0dB)
–1.25dB/STEP
- VOL-R (6): LSOUT-R output signal level control
0 = Volume Min. (–80dB)
3F = Volume Max. (0dB)
–1.25dB/STEP
- BASS (4): LSOUT output bass control
0 = Bass Min.
7 & 8 = Bass Center (0dB)
F = Bass Max.
- TREBLE (4): LSOUT output treble control
0 = Treble Min.
7 & 8 = Treble Center (0dB)
F = Treble Max.

NRSW (1):	Select stereo mode or SAP mode 0 = Stereo mode 1 = SAP mode
FOMO (1):	Select forced MONO mode 0 = Normal mode 1 = Forced MONO mode
TVSW (1):	Select TV mode or external input mode for LPOUT output. 0 = TV mode 1 = External input mode
EXT (1):	Select external input [1] mode or external input [2] mode for LPOUT output. (TVSW = 1) 0 = External input [1] mode 1 = External input [2] mode
FEXT1 (1):	Turn external input [1] to forced MONO. 0 = Normal mode 1 = External input [1] is forced MONO. Input the same signal to both AUX1-L and AUX1-R.
FEXT2 (1):	Turn external input [2] to forced MONO 0 = Normal mode 1 = External input [2] is forced MONO Input the same signal to both AUX2-L and AUX2-R.
PSW (1)	Select INT mode or LPIN mode for LSOUT output. 0 = INT mode 1 = LPIN mode
M1 (1):	Mute the LPOUT-L and LPOUT-R output. 0 = Mute ON 1 = Mute OFF
M2 (1):	Mute the LSOUT-L and LSOUT-R output. 0 = Mute ON 1 = Mute OFF
SAPC (1):	Select the SAP signal output mode When there is no SAP signal, the conditions for selecting SAP output are selected by SAPC. 0 = L + R output is selected 1 = SAP output is selected

Description of Mode Control

Mode control	SAPC = 0	SAPC = 1
NRSW	"Select dbx input and TV decoder output" Conditions: FOMO = 0 NRSW = 0 (MONO or ST output) • During ST input: left channel: L, right channel: R • During other input: left channel: L + R, right channel: L + R NRSW = 1 (SAP output) • When there is "SAP" during SAP discrimination – left channel: SAP, right channel: SAP • When there is "No SAP", output is the same as when NRSW = 0	"Select dbx input and TV decoder output" Conditions: FOMO = 0 NRSW = 0 (MONO or ST output) As on the left NRSW = 1 (SAP output) • Regardless of the presence of SAP discrimination, dbx input: "SAP" left channel: SAP, right channel: SAP However, when there is no SAP, SAPOUT output is soft muted (–7dB)
FOMO	"Forced MONO" FOMO = 1 • During SAP output: left channel: L + R, right channel: SAP • During ST or MONO output: left channel: L + R, right channel: L + R	
SAPC	Change the selection conditions for "MONO or ST output" and "SAP output". SAPC = 0: Switch to SAP output when there is SAP discrimination. Do not switch to SAP output when there is no SAP discrimination. SAPC = 1: Switch to SAP output regardless of whether there is SAP discrimination.	

Decoder Output and Mode Control Table 1 (SAPC = 1)

Input signal mode	Mode detection			Mode control			dbx input	Output	
	ST	SAP	NOISE	NRSW	FOMO	SAPC		Lch	Rch
MONO*1	0	0	0	0	*	1	MUTE	L + R	L + R
	0	0	0	1	0	1	SAP	SAP	SAP
	0	0	0	1	1	1	SAP	L + R	SAP
	0	*	1	0	*	1	MUTE	L + R	L + R
	0	*	1	1	0	1	(SAP)	(SAP)	(SAP)
	0	*	1	1	1	1	(SAP)	L + R	(SAP)
STEREO*1	1	0	*	0	0	1	L – R	L	R
	1	0	*	0	1	1	MUTE	L + R	L + R
	1	1	1	0	0	1	L – R	L	R
	1	1	1	0	1	1	MUTE	L + R	L + R
	1	0	0	1	0	1	SAP	SAP	SAP
	1	0	0	1	1	1	SAP	L + R	SAP
	1	*	1	1	0	1	(SAP)	(SAP)	(SAP)
	1	*	1	1	1	1	(SAP)	L + R	(SAP)
MONO & SAP	0	1	*	0	0	1	MUTE	L + R	L + R
	0	1	*	0	1	1	MUTE	L + R	L + R
	0	1	0	1	0	1	SAP	SAP	SAP
	0	1	0	1	1	1	SAP	L + R	SAP
	0	1	1	1	0	1	(SAP)	(SAP)	(SAP)
	0	1	1	1	1	1	(SAP)	L + R	(SAP)
STEREO & SAP	1	1	*	0	0	1	L – R	L	R
	1	1	*	0	1	1	MUTE	L + R	L + R
	1	1	0	1	0	1	SAP	SAP	SAP
	1	1	0	1	1	1	SAP	L + R	SAP
	1	1	1	1	0	1	(SAP)	(SAP)	(SAP)
	1	1	1	1	1	1	(SAP)	L + R	(SAP)

Note:

(SAP) : The SAPOUT output signal is soft muted (approximately –7dB).

The signal is soft muted when NOISE = 1.

*: Don't care.

*1 SAP or NOISE discrimination may be made during MONO or STEREO input when the noise is inputted in the weak electric field. Then microcomputer reads "NOISE" status from IC and decides whether SAP is output.

"NOISE" status rises earlier than "SAP" status when the amount of noise is increased to COMPIN.

Decoder Output and Mode Control Table 2 (SAPC = 0)

Input signal mode	Mode detection			Mode control			dbx input	Output	
	ST	SAP	NOISE	NRSW	FOMO	SAPC		Lch	Rch
MONO*1	0	0	*	*	*	0	MUTE	L + R	L + R
	0	1	1	0	0	0	MUTE	L + R	L + R
	0	1	1	0	1	0	MUTE	L + R	L + R
	0	1	1	1	0	0	(SAP)	(SAP)	(SAP)
	0	1	1	1	1	0	(SAP)	L + R	(SAP)
STEREO*1	1	0	*	0	0	0	L – R	L	R
	1	0	*	0	1	0	MUTE	L + R	L + R
	1	0	*	1	0	0	L – R	L	R
	1	0	*	1	1	0	MUTE	L + R	L + R
	1	1	1	0	0	0	L – R	L	R
	1	1	1	0	1	0	MUTE	L + R	L + R
	1	1	1	1	0	0	(SAP)	(SAP)	(SAP)
	1	1	1	1	1	0	(SAP)	L + R	(SAP)
MONO & SAP	0	1	0	0	0	0	MUTE	L + R	L + R
	0	1	0	0	1	0	MUTE	L + R	L + R
	0	1	0	1	0	0	SAP	SAP	SAP
	0	1	0	1	1	0	SAP	L + R	SAP
	0	1	1	0	0	0	MUTE	L + R	L + R
	0	1	1	0	1	0	MUTE	L + R	L + R
	0	1	1	1	0	0	(SAP)	(SAP)	(SAP)
	0	1	1	1	1	0	(SAP)	L + R	(SAP)
STEREO & SAP	1	1	0	0	0	0	L – R	L	R
	1	1	0	0	1	0	MUTE	L + R	L + R
	1	1	0	1	0	0	SAP	SAP	SAP
	1	1	0	1	1	0	SAP	L + R	SAP
	1	1	1	0	0	0	L – R	L	R
	1	1	1	0	1	0	MUTE	L + R	L + R
	1	1	1	1	0	0	(SAP)	(SAP)	(SAP)
	1	1	1	1	1	0	(SAP)	L + R	(SAP)

Note:

(SAP) : The SAPOUT output signal is soft muted (approximately –7dB).

The signal is soft muted when NOISE = 1.

*: Don't care.

*1 SAP or NOISE discrimination may be made during MONO or STEREO input when the noise is inputted in the weak electric field. Then microcomputer reads "NOISE" status from IC and decides whether SAP is output.

"NOISE" status rises earlier than "SAP" status when the amount of noise is increased to COMPIN.

TVSW Mode Control Table 3

	M1	TVSW	EXT	FEXT1	FEXT2	LPOUT-L	LPOUT-R
1	0	—	—	—	—	MUTE	MUTE
2	1	0	—	—	—	TV (L)	TV (R)
3	1	1	0	0	—	AUX1-L	AUX1-R
4	1	1	0	1	—	AUX1-L	AUX1-L
5	1	1	1	—	0	AUX2-L	AUX2-R
6	1	1	1	—	1	AUX2-L	AUX2-L




TV (L) / TV (R) are selected in MATRIX.

TV (L): MONO, ST-L, SAP

TV (R): MONO, ST-R, SAP

Description of Operation

The US audio multiplexing system possesses the base band spectrum shown in Fig. 1.






Fig. 4. Sound processor block

(1) L + R (MAIN)

After the audio multiplexing signal input from COMPIN (Pin 14) passes through MVCA, the SAP signal and telemetry signal are suppressed by STEREO LPF. Next, the pilot signals are canceled. Finally, the L – R signal and SAP signal are removed by MAIN LPF, and frequency characteristics are flattened (de-emphasized) and input to the matrix.

(2) L – R (SUB)

The L – R signal follows the same course as L + R before the pilot signal is canceled. L – R has no carrier signal, as it is a suppressed-carrier double-sideband amplitude modulated signal (DSB-AM modulated). For this reason, the pilot signal is used to regenerate the carrier signal (quasi-sine wave) to be used for the demodulation of the L – R signal. In the last stage, the residual high frequency components are removed by SUB LPF and the L – R signal is input to the dbx-TV block via the NRSW circuit after passing through SUBVCA.

(3) SAP

SAP is an FM signal using $5f_H$ as a carrier as shown in the Fig. 1. First, the SAP signal only is extracted using SAP BPF. Then, this is subjected to FM detection. Finally, residual high frequency components are removed and frequency characteristics flattened using SAP LPF, and the SAP signal is input to the dbx-TV block via the NRSW circuit. When there is no SAP signal, the Pin 24 output is soft muted.

(4) Mode discrimination

Stereo discrimination is performed by detecting the pilot signal amplitude. SAP discrimination is performed by detecting the $5f_H$ carrier amplitude. NOISE discrimination is performed by detecting the noise near 25kHz after FM detection of SAP signal.

(5) dbx-TV block

Either the L – R signal or SAP signal input respectively from ST IN (Pin 22) or SAP IN (Pin 25) is selected by the mode control and input to the dbx-TV block.

The input signal then passes through the fixed de-emphasis circuit and is applied to the variable de-emphasis circuit. The signal output from the variable de-emphasis circuit passes through an external capacitor and is applied to VCA (voltage control amplifier). Finally, the VCA output is converted from a current to a voltage using an operational amplifier and then input to the matrix.

The variable de-emphasis circuit transmittance and VCA gain are respectively controlled by Each of effective value detection circuits. Each of the effective value detection circuits passes the input signal through a predetermined filter for weighting before the effective value of the weighted signal is detected to provide the control signal.

(6) Matrix, TVSW, PASSSW

The signals (L + R, L – R, SAP) input to "MATRIX" become the outputs for the ST-L, ST-R, MONO and SAP signals according to the BUS data and whether there is ST / SAP discrimination.

"TVSW" switches the "MATRIX" output signal, external input signal (input to AUX1-L, R), external input signal (input to AUX2-L, R) and external forced MONO.

"PASSSW" switches the "TVSW" output signal and external input signal (input to LPIN-L, R).

(7) Sound processor block

The sound processor block contains, "BASS/TREBLE" tone control functions, and "VOLUME".

BASS: $\pm 12\text{dB}$ ($\pm 1.7\text{dB/STEP}$ at 100Hz)

TREBLE: $\pm 12\text{dB}$ ($\pm 1.7\text{dB/STEP}$ at 10kHz)


VOLUME: 0 to -80dB (-1.25dB/STEP)

(8) Others

"MVCA" is a VCA which adjusts the input signal level to the standard level of this IC.

"Bias" supplies the reference voltage and reference current to the other blocks. The current flowing to the resistor connecting IREF (Pin 16) with GND become the reference current.

Application Circuit




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

I²C bus Block Items (SDA, SCL)

No.	Item	Symbol	Min.	Typ.	Max.	Unit
1	High level input voltage	V_{IH}	3.0	—	5.0	V
2	Low level input voltage	V_{IL}	0	—	1.5	
3	High level input current	I_{IH}	—	—	10	μ A
4	Low level input current	I_{IL}	—	—	10	
5	Low level output voltage SDA (Pin 4) during 3mA inflow	V_{OL}	0	—	0.4	V
6	Maximum inflow current	I_{OL}	3	—	—	mA
7	Input capacitance	C_i	—	—	10	pF
8	Maximum clock frequency	f_{SCL}	0	—	100	kHz
9	Minimum waiting time for data change	t_{BUF}	4.7	—	—	μ s
10	Minimum waiting time for start of data transfer	$t_{HD:STA}$	4.0	—	—	
11	Low level clock pulse width	t_{LOW}	4.7	—	—	
12	High level clock pulse width	t_{HIGH}	4.0	—	—	
13	Minimum waiting time for start preparation	$t_{SU:STA}$	4.7	—	—	
14	Minimum data hold time	$t_{HD:DAT}$	0	—	—	
15	Minimum data preparation time	$t_{SU:DAT}$	250	—	—	ns
16	Rise time	t_R	—	—	1	μ s
17	Fall time	t_F	—	—	300	ns
18	Minimum waiting time for stop preparation	$t_{SU:STO}$	4.7	—	—	μ s

I²C bus load conditions: Pull-up resistor 4k Ω (Connect to +5V)


Load capacity 200pF (Connect to GND)

I²C bus Control Signal


I²C bus Signal

There are two I²C signals, SDA (Serial DATA) and SCL (Serial CLOCK) signals. SDA is a bidirectional signal.


- Accordingly there are 3 values outputs, H, L and Hi-Z.




- I²C transfer begins with Start Condition and ends with Stop Condition.




• I²C data Write (Write from I²C controller to the IC)






• I²C data Read (Read from the IC to I²C controller)








• Read timing



* Data Read is performed during SCL rise.

Input level vs. Distortion characteristics 1 (MONO)**Input level vs. Distortion characteristics 2 (Stereo)****Input level vs. Distortion characteristics 3 (SAP)**






Package

Unit: mm

48PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-48P-L04	PACKAGE MATERIAL	EPOXY RESIN
EIAJ CODE	QFP048-P-1212	LEAD TREATMENT	PALLADIUM PLATING
JEDEC CODE	—	LEAD MATERIAL	COPPER ALLOY
		PACKAGE MASS	0.7g