

CXA3796N



Description

The CXA3796N is a bipolar IC developed as a head amplifier for digital CCD cameras. This IC provides the following functions: correlated double sampling, AGC for the CCD signal, A/D sample and hold, blanking, A/D reference voltage, and an output driver.

(Applications: CCD cameras)



Features

- ◆ High sensitivity made possible by a high-gain AGC amplifier
- ◆ Blanking function provided for the purpose of calibrating the CCD output signal black level
- ◆ Regulator output pin provided for A/D converter reference voltage
- ◆ Built-in sample-and-hold circuits for camera signals required by external A/D converters

<Changes and improvements from CXA2096N>

- ◆ Selectable maximum gain of AGC amplifier (MAXGAIN mode)
- ◆ Minus gain setting of AGC amplifier (GAINSHIFT mode)
- ◆ CCDLEVEL output blanking function
- ◆ Input dynamic range expansion
- ◆ Noise characteristics improvement



Package

24-pin SSOP (Plastic)



Structure

Bipolar silicon monolithic IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


**Absolute Maximum Ratings**

♦ Supply voltage	V _{CC}	5.5	V
♦ Operating temperature	T _{opr}	−20 to +75	°C
♦ Storage temperature	T _{stg}	−65 to +150	°C
♦ Allowable power dissipation	P _D	417	mW

**Operating Conditions**

♦ Supply voltage	V _{CC1, 2, 3}	3.0 to 3.6	V
------------------	------------------------	------------	---

Block Diagram and Pin Configuration



Pin Description

(Vcc1, 2, 3 = 3.3V)

Pin No.	Symbol	I/O	Pin voltage	Equivalent circuit	Description
1 3 19	GND2 GND3 GND1	—	GND		Ground.
2	GAINSHIFT	I	Gain shifted according to the following setting. Vcc to 0.7Vcc: 0dB OPEN: -3dB 0.3Vcc to GND: -6dB		Gain shift.
4	DRVOUT	O	V _{RB} to V _{RB} + 110mV		Driver output for A/D converter capable of direct DC coupling capacitor. Dynamic range = 1.07Vp-p.
5 16 23	Vcc3 Vcc1 Vcc2	—	Vcc		Power supply.
6	MAXGAIN	I	Vcc to 0.7Vcc: 34dB OPEN: 26dB 0.3Vcc to GND: 30dB * AGCCONT = 3.0V		MAXGAIN.

Pin No.	Symbol	I/O	Pin voltage	Equivalent circuit	Description
7	VRB	O	1.485V (0.45V _{CC})		1.485V regulator output. Be sure to decouple this pin near the IC pins to prevent the oscillation and external noise when this pin is not used. (Recommended capacitor value: 4.7µF)
8	VRT	O	2.585V (0.783V _{CC})		2.585V regulator output. Be sure to decouple this pin near the IC pins to prevent the oscillation and external noise when this pin is not used. (Recommended capacitor value: 4.7µF)
9	OFFSET	I	1.65 to 3.3V & 0V		Controls the output offset. When 3.3V: V_{RB} + 0mV When 1.65V: V_{RB} + 110mV When 0V (preset mode): V_{RB} + 40mV
10	PBLK	I	V_{TH} = 1.65V Active: Low		Camera signal preblanking pulse input. Active when Low. Calibrates the black level of the AGC output waveform. When PBLK is Low, the DRVOUT potential is forced to V_{RB}.
11	XRS	I	V_{TH} = 0.74V Sampling		Camera signal sample-and-hold pulse input.

- 6 -

Pin No.	Symbol	I/O	Pin voltage	Equivalent circuit	Description
15	CCDLEVEL	O	CCD signal black level of DIN input Approximately 2.5V		Enables monitoring output of the SH3 output camera signal.
17	SHP	I	$V_{TH} = 0.74V$ 		Preset level sample-and-hold pulse input.
18	SHD	I			Data level sample-and-hold pulse input.
20	CLPDM	I	$V_{TH} = 1.65V$ 		Clamp pulse input used to clamp the dummy pixel portion of the input CCD signal.
21 22	PIN DIN	I	Black level Approximately 2.5V		CCD signal input.
24	ICONT	I	1.65 to 3.3V		DRVOUT output waveform rise time control input. When 1.65V: Maximum rise time When 3.3V: Minimum rise time


Electrical Characteristics

(Ta = 25°C, Vcc1, 2, 3 = 3.3V)

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
Current consumption	Vcc = 3.3V	Idc	VAGCCONT = 1.65V, open between VRT and VRB MAXGAIN = OPEN, GAINSHIFT = Vcc IcONT = 3.3V, SHP, SHD = Duty75% (H:L = 3:1)	33	45.7	65.6	mA
	Vcc = 3.0V	Idc30	VAGCCONT = 1.5V, open between VRT and VRB MAXGAIN = OPEN, GAINSHIFT = Vcc IcONT = 3.0V, SHP, SHD = Duty75% (H:L = 3:1)	29.5	41.3	59	
AGC	MAXGAIN1	A CONT max.1	DIN = 1μs, 15 mVp-p pulse VAGCCONT = 3.0V, IcONT = 3.3V MAXGAIN = Vcc, GAINSHIFT = Vcc	31	34	37	dB
	MAXGAIN2	A CONT max.2	DIN = 1μs, 20 mVp-p pulse VAGCCONT = 3.0V, IcONT = 3.3V MAXGAIN = GND, GAINSHIFT = Vcc	27	30	33	
	MAXGAIN3	A CONT max.3	DIN = 1μs, 30 mVp-p pulse VAGCCONT = 3.0V, IcONT = 3.3V MAXGAIN = OPEN, GAINSHIFT = Vcc	23	26	29	
	GAINSHIFT1	A CONT min.1	DIN = 1μs, 500 mVp-p pulse VAGCCONT = 1.65V, IcONT = 3.3V MAXGAIN = OPEN, GAINSHIFT = Vcc	—	−0.8	1.4	
	GAINSHIFT2	A CONT min.2	DIN = 1μs, 500 mVp-p pulse VAGCCONT = 1.65V, IcONT = 3.3V MAXGAIN = OPEN, GAINSHIFT = OPEN	—	−3.6	−1	
	GAINSHIFT3	A CONT min.3	DIN = 1μs, 500 mVp-p pulse VAGCCONT = 1.65V, IcONT = 3.3V MAXGAIN = OPEN, GAINSHIFT = GND	—	−6.5	−3.5	
	Gain variable width 1	AGC G1	A CONT max.1 – A CONT min.1	29.6	34.8	—	
	Gain variable width 2	AGC G2	A CONT max.2 – A CONT min.1	25.6	30.8	—	
	Gain variable width 3	AGC G3	A CONT max.3 – A CONT min.1	21.6	26.8	—	
	Gain variable width 4	AGC G4	A CONT max.1 – A CONT min.2	32	37.6	—	
	Gain variable width 5	AGC G5	A CONT max.2 – A CONT min.2	28	33.6	—	
	Gain variable width 6	AGC G6	A CONT max.3 – A CONT min.2	24	29.6	—	
	Gain variable width 7	AGC G7	A CONT max.1 – A CONT min.3	34.5	40.5	—	
	Gain variable width 8	AGC G8	A CONT max.2 – A CONT min.3	30.5	36.5	—	
	Gain variable width 9	AGC G9	A CONT max.3 – A CONT min.3	26.5	32.5	—	

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
AGC	Dynamic range Max.	AGCmax.D	VAGCCONT = 3.3V MAXGAIN = OPEN, GAINSHIFT = V _{CC} At the level when DRVOUT output signal is saturated	0.88	1.07	—	V
	Dynamic range Typ.	AGCtyp.D	VAGCCONT = 2.2V MAXGAIN = OPEN, GAINSHIFT = V _{CC} At the level when DRVOUT output signal is saturated	0.88	1.07	—	V
DRV	Offset High	CAOF high	OFFSET = 1.65V	88	115	—	mV
	Offset Low	CAOF low	OFFSET = 3.3V	—	3	10	
	Offset Preset	CAOF pre	OFFSET = 0V	30	41	55	
REF	V _{RT} DC level	VRTO	400Ωload	2535	2585	2635	mV
	V _{RB} DC level	VRBO	400Ωload	1435	1485	1535	
	V _{RT} – V _{RB}	ΔVR	400Ωload	1045	1087	1155	
BLK	Offset	BLKOF1	BLKOF (PBLK = 3.3V) – BLKOF (PBLK = 0V) I _{CONT} = 3.3V	–15	2	30	mV
SH3	Dynamic range	SH3 D	DIN = 1μs, 1.1Vp-p pulse	0.9	1	—	V

Electrical Characteristics Measurement Circuit




SW1	GAINSHIFT
H	0dB mode
OPEN	-3dB mode
L	-6dB mode


SW2	MAXGAIN
H	34dB (VAGCCONT = 3.0V)
OPEN	26dB (VAGCCONT = 3.0V)
L	30dB (VAGCCONT = 3.0V)



Measurement Timing Chart



Application Circuit



SW1	GAINSHIFT
H	0dB mode
OPEN	-3dB mode
L	-6dB mode

SW2	MAXGAIN
H	34dB (VAGCCONT = 3.0V)
OPEN	26dB (VAGCCONT = 3.0V)
L	30dB (VAGCCONT = 3.0V)


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.



Description of Operation

Refer to the Block Diagram.

Timing Chart (when $V_{CC} = 3.3\text{ V}$)



CDS (SH1, SH2, SH3):

The CCD signal from the CCD image sensor is input to PIN and DIN where correlated double sampling (CDS) is performed by SH1, SH2 and SH3. The precharge level of the CCD output signal is sampled, held and output by the SH2 output, and the signal level is sampled, held and output by the SH3 output. SH1 and SH2 are the sample-and-hold circuits for the precharge level; SH3 is the sample-and-hold circuit for the signal level.

CDSCLP 1, 2:

CDSCLP1 and 2 stabilize the input signal DC level, clamp (CLPDM) the input signal during the idle transfer interval for the purpose of eliminating the AGC input offset, and adjust the DC level ([*1], [*2]) of SH2 and SH3 in line with V_{REF} . CDSCLP1 is the clamp circuit for the precharge level, and CDSCLP2 is the clamp circuit for the signal level.

AGC:

AGC is the gain control amplifier for the camera signal.

The gain can be varied from -1 to $+31$ dB (when MAXGAIN = OPEN, GAINSHIFT = V_{CC}) by adjusting the AGCCONT voltage control $V_{AGCCONT}$ from 1.65 to 3.3V.

* Gain width can be changed by MAXGAIN = $V_{CC}/OPEN/GND$, GAINSHIFT = $V_{CC}/OPEN/GND$ setting.

CAM SH:

CAM SH is the sample-and-hold circuit for synchronizing the data read-in timing for the external A/D. Sampling is possible according to the approximately 10ns sampling pulse width input to XRS.

AGCCLP:

The basic black level is set ([*3]) by clamping the AGC output waveform with the CLPOB clock during the OPB interval. When PBLK is High and CLPOB is Low, the clamping circuit operates, adjusting the AGCCLP current so that the DRVOUT potential equals the OFFSET potential (which is determined by the voltage applied to the OFFSET pin), thus setting the AGCCLP potential. The AGCCLP capacitance is connected to the AGCCLP pin.

DC SHIFT:

This circuit functions when AGCCLP operates, following the AGCCLP potential and forcing a DC shift of the AGC output waveform OPB interval to the basic black level. When AGCCLP is not operating, the basic black level is maintained at its previous setting.

BLK SW:

The black level is calibrated by blanking the black level signal of the AGC output waveform so that it does not fall below the basic black level and replacing the DC potential with V_{RB} . ([*4])

The signal is blanked when PBLK is Low.

OFFSET:

OFFSET controls the DRV output waveform black level offset.

The offset of the DRVOUT camera signals can be adjusted when a voltage is applied to OFFSET. ([*5])

The voltage controlled by OFFSET is output as the DRV output DC offset via AGCCLP, DCSHIFT, CAMSH and BLKSW.

When the OFFSET voltage is 1.65 to 3.3V, DRVOUT DC can vary in a linear fashion from $V_{RB} + 110$ mV to V_{RB} . In addition, when the OFFSET voltage is 0V, DRVOUT DC is preset to $V_{RB} + 40$ mV.

DRV:

DRV drives the external A/D. The current that flows to the last-stage amplifier in DRV is controlled by applying voltage to the ICONT pin, making it possible to adjust the rise time of the output waveform, which affects the external A/D load capacitance. The variable range is 1.65 to 3.3V, with 1.65V yielding the maximum and 3.3V yielding the minimum. The optimum rise time for the external A/D input capacitance can be selected.

VRT DRV, VRB DRV:

These are the external A/D reference voltage drivers. These circuits are connected to A/D V_{RT} and V_{RB}, supplying 2.585V and 1.485V, respectively, when V_{CC} is 3.3V. The IC's internal primary voltage is also generated on the basis of the V_{RT} and V_{RB} voltage.

GAINSHIFT:

AGC gain curve can be shifted by setting GAINSHIFT as follows.

- ♦ When applying V_{CC} 0dB shift
- ♦ When OPEN -3dB shift
- ♦ When GND -6dB shift

MAXGAIN:

AGC MAX gain can be changed by setting MAXGAIN as follows.




- ♦ When applying V_{CC} 34dB * when V_{AGCCOUNT} = 3.0V
- ♦ When OPEN 26dB * when V_{AGCCOUNT} = 3.0V
- ♦ When GND 30dB * when V_{AGCCOUNT} = 3.0V

CCDLEVEL BUF:


This is buffer to monitor SH3 output camera signal and output from CCDLEVEL. SH3 output is output to CCDLEVEL when PBLK = High and internal generation voltage (V_{ref}) is output when PBLK = Low.

Example of Representative Characteristics


AGCCONT control supply voltage characteristics
VAGCCONT vs. Gain




AGCCONT control supply voltage characteristics
VAGCCONT vs. Gain




OFFSET control supply voltage characteristics
VOFFSET vs. OFFSET




AGCCONT control temperature characteristics
AGCCONT vs. Gain




OFFSET control temperature characteristics
VOFFSET vs. OFFSET




Maximum signal amplitude temperature characteristics (Max. gain)
Tc vs. Vout



Maximum signal amplitude temperature characteristics (Min. gain)
Tc vs. Vout



V_{RT}, V_{RB}, V_{RT} - V_{RB} temperature characteristics
Tc vs. V_{RT}, V_{RB}, V_{RT} - V_{RB}






Package Outline

(Unit: mm)

24PIN SSOP (PLASTIC)



DETAIL A

DETAIL B : PALLADIUM

NOTE: Dimension "*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	SSOP-24P-L01
EIAJ CODE	P-SSOP24-7.8x5.6-0.65
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.1g