


\*\*\*\*\*

### C-MOS SOUND MEMORY CONTROLLER FOR R-DAT

-TOP VIEW-



## CXD8864Q(2/3)

(V<sub>DD</sub> = +5V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	-	V <sub>DD</sub>	41	-	GND	81	-	V <sub>DD</sub>	121	-	GND
2	I	CPUCK	42	-	GND	82	I	F256	122	-	GND
3	-	GND	43	I/O	DB15	83	-	GND	123	0	RA9
4	I	$\overline{\text{RESET}}$	44	I/O	DB14	84	I	SBSY	124	0	RA8
5	0	READY	45	I/O	DB13	85	0	FS	125	0	RA7
6	I	$\overline{\text{I/ORD}}$	46	I/O	DB12	86	0	FS64	126	0	RA6
7	I	$\overline{\text{I/OWR}}$	47	-	V <sub>DD</sub>	87	-	GND	127	0	RA5
8	-	GND	48	I/O	DB11	88	I	SDI	128	-	V <sub>DD</sub>
9	I	$\overline{\text{MRD}}$	49	I/O	DB10	89	0	SDO1	129	-	GND
10	I	MWR/	50	I/O	DB9	90	0	SDO2	130	0	RA4
11	I	$\overline{\text{I/OEN}}$	51	I/O	DB8	91	-	GND	131	0	RA3
12	I	$\overline{\text{MEMEN}}$	52	-	GND	92	I	$\overline{\text{EMU SEL}}$	132	0	RA2
13	I	$\overline{\text{DS1EN}}$	53	I/O	DB7	93	I	EXTSDI	133	0	RA1
14	-	GND	54	I/O	DB6	94	0	EXTXRDY	134	0	RA0
15	0	WRREQ	55	I/O	DB5	95	0	EXTSDO	135	-	V <sub>DD</sub>
16	I	$\overline{\text{WRACK}}$	56	I/O	DB4	96	0	EXTXSLD	136	-	GND
17	0	$\overline{\text{END}}$	57	-	V <sub>DD</sub>	97	0	EXTSCK	137	I/O	RDQ15
18	I	ENDRTN	58	I/O	DB3	98	I	NA2	138	I/O	RDQ14
19	-	NC	59	I/O	DB2	99	-	NC	139	I/O	RDQ13
20	-	V <sub>DD</sub>	60	I/O	DB1	100	-	V <sub>DD</sub>	140	I/O	RDQ12
21	-	GND	61	I/O	DB0	101	-	GND	141	-	V <sub>DD</sub>
22	I	AB15	62	-	V <sub>DD</sub>	102	I	NA1	142	-	GND
23	I	AB14	63	-	GND	103	I	NA0	143	I/O	RDQ11
24	I	AB13	64	0	WRFRM	104	0	$\overline{\text{DSP SEL2}}$	144	I/O	RDQ10
25	I	AB12	65	I	EXCK	105	0	$\overline{\text{DSP SEL1}}$	145	I/O	RDQ9
26	I	AB11	66	0	SDSO	106	0	$\overline{\text{DSP SEL0}}$	146	I/O	RDQ8
27	I	AB10	67	I	ERRF	107	I	PGMSDI	147	-	V <sub>DD</sub>
28	I	AB9	68	0	RDFRM	108	-	GND	148	-	GND
29	I	AB8	69	I	TEST3	109	0	PGMSCK	149	I/O	RDQ7
30	-	V <sub>DD</sub>	70	I	TEST2	110	0	PGMXSLD	150	I/O	RDQ6
31	-	GND	71	I	TEST1	111	0	PGMSDO	151	I/O	RDQ5
32	I	AB7	72	0	$\overline{\text{RDSTS}}$	112	I	$\overline{\text{XRDY2}}$	152	I/O	RDQ4
33	I	AB6	73	0	$\overline{\text{WRSTS}}$	113	I	$\overline{\text{XRDY1}}$	153	-	V <sub>DD</sub>
34	I	AB5	74	0	TRGB1	114	I	$\overline{\text{XRDY0}}$	154	-	GND
35	I	AB4	75	0	TRGA1	115	-	GND	155	I/O	RDQ3
36	I	AB3	76	-	GND	116	0	$\overline{\text{RAS}}$	156	I/O	RDQ2
37	I	AB2	77	I	LRCKI	117	0	$\overline{\text{CAS}}$	157	I/O	RDQ1
38	I	AB1	78	I	DATFRM	118	0	$\overline{\text{WE}}$	158	I/O	RDQ0
39	I	AB0	79	-	GND	119	0	$\overline{\text{OE}}$	159	-	GND
40	-	V <sub>DD</sub>	80	-	GND	120	-	V <sub>DD</sub>	160	-	GND

INPUT		OUTPUT	
AB0-AB15	:CPU ADDRESS BUS From SYSTEM	$\overline{CAS}$	:DRAM COLUMN ADDRESS STROBE OUTPUT SIGNAL
CPUCK	:CPU CLOCK	DSP SEL0, 1, 2	:DSP CHIP SELECT PIN
DATFRM	:DAT FRAME INPUT SIGNAL	END	:END SIGNAL
DSIEN	:DSP ENABLE SIGNAL	EXTSCK	:EXTERNAL SERIAL TRANSMISSION CLOCK
EMU SEL	:EMULATOR SELECTION PIN	EXTSDO	:EXTERNAL SERIAL DATA INPUT
ENDRTN	:END RETURN SIGNAL	EXTXRDY	:EXTERNAL TRANSMISSION READY (SCK INPUT PROHIBITED)
ERRF	:TEST SIGNAL (NOT USE)	EXTXSLD	:EXTERNAL SERIAL DATA INPUT LATCH
EXCK	:TEST SIGNAL (NOT USE)	FS	:FS OUTPUT FOR DSP
EXTSDI	:EXTERNAL SERIAL DATA INPUT	FS64	:BIT SHIFT CLOCK OUTPUT FOR DSP
F256	:256s	$\overline{OE}$	:DRAM OUTPUT ENABLE SIGNAL OUTPUT
I/O EN/	:I/O (AREA) ENABLE SIGNAL	PGMSCK	:SERIAL TRANSMISSION CLOCK
I/O RD/	:I/O (AREA) READ SIGNAL	PGMSDO	:SERIAL DATA OUTPUT
I/O WR/	:I/O (AREA) WRITE SIGNAL	PGMXSLD	:SERIAL DATA INPUT LATCH
LRCKI	:LR CLOCK INPUT SIGNAL	RA0-RA9	:ADDRESS BUS to DRAM
MEMEN/	:MEMORY (AREA) ENABLE SIGNAL	$\overline{RAS}$	:DRAM LOW ADDRESS STROBE OUTPUT SIGNAL 2
MRD/	:MEMORY (AREA) READ SIGNAL	RDFRM	:SIGNAL OUTPUT FOR MEMORY READ INTERRUPTION
MWR/	:MEMORY (AREA) WRITE SIGNAL	$\overline{RDS}$	:LED OUTPUT FOR DRAM WRITE MONITOR
NA0, 1, 2	:DSP ADDRESS	SD01, 2	:SERIAL DATA OUTPUT 1, 2
PGMSDI	:SERIAL DATA INPUT	SDSO	:TEST SIGNAL (NOT USE)
READY	:READY SIGNAL	TRGA1	:TRGA OUTPUT SIGNAL
RESET/	:RESET SIGNAL	TRGB1	:TRGB OUTPUT SIGNAL
SBSY	:TEST SIGNAL (NOT USE)	$\overline{WE}$	:DRAM WRITE ENABLE SIGNAL
SDI	:SERIAL DATA INPUT	WRFRM	:SIGNAL OUTPUT FOR MEMORY WRITE INTERRUPTION
WRACK	:WRITE ACKNOWLEDGE SIGNAL	WRREQ	:WRITE REQUEST SIGNAL
XRDY 0, 1, 2	:TRANSMISSION READY (SCK INPUT PROHIBITED)	WRSTS	:LED OUTPUT FOR DRAM READ MONITOR
INPUT/OUTPUT		INPUT/OUTPUT	
DB0-DB15	:CPU DATA BUS From SYSTEM	DB0-DB15	:CPU DATA BUS From SYSTEM
RD00-RDQ15	:DATA BUS to DRAM	RD00-RDQ15	:DATA BUS to DRAM