


## Power Amplifier Module for JCDMA

### Description

The CXG1156K is the power amplifier module which operates at a single power supply. This IC is designed using the Sony's original p-Gate HFET process.

10 pin LCC (Ceramic)



### Features

- Single power supply operation:

$$\begin{aligned}V_{DD1} = V_{DD2} &= 3.5V \text{ (High power mode),} \\&1.3V \text{ (Low power mode 1),} \\&1.0V \text{ (Low power mode 2),}\end{aligned}$$

$$V_{GG} = 2.7V$$

- Small package: 0.065cc (6.2mm × 6.2mm × 1.7mm)
- High efficiency:  $\eta_{add} = 40\% @ P_{OUT} = 27.5\text{dBm}$  (High power mode),  
 $\eta_{add} = 23\% @ P_{OUT} = 15\text{dBm}$  (Low power mode 1)
- Output power (high/low power mode switching supported):
  - $P_{OUT} = 18$  to  $27.5\text{dBm}$ : High power mode,
  - $P_{OUT} = 15$  to  $18\text{dBm}$ : Low power mode 1,
  - $P_{OUT} \leq 15\text{dBm}$ : Low power mode 2
- Gain:  $G_p = 29\text{dB}$  (@900MHz)

### Applications

Power amplifier for JCDMA system cellular phones

### Structure

p-Gate HFET module

### Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )

• Operating case temperature	Tcase	-30 to +90	°C
• Storage temperature	Tstg	-30 to +125	°C
• Bias voltage	$V_{DD1}, V_{DD2}$	6	V
• Bias voltage	$V_{GG}$	3.3	V
		(@ $V_{DD1} = V_{DD2} = 3.5V$ )	
• Input power	$P_{IN}$	8	dBm



### Recommended Operating Conditions\*

- $V_{DD1} = V_{DD2} = 3.2$  to  $4.2V @ P_{OUT} = 18$  to  $27.5\text{dBm}$ ,
- $1.3$  to  $2.0V @ P_{OUT} \leq 18\text{dBm}$ ,
- $1.0$  to  $2.0V @ P_{OUT} \leq 15\text{dBm}$
- $V_{GG} = 2.7V \pm 1\%$

\*This recommended operating voltage is the value that specified the supply voltage range where the functional operation was confirmed by the Sony's recommended evaluation board.

GaAs module is ESD sensitive devices. Special handling precautions are required.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Package Outline/Pin Configuration****Front****Back**


**Note)** Be sure to solder the GND part (11) to the land.

For the land where the GND part (11) is connected, form the GND pattern by making the through holes in the land.

**Electrical Characteristics**

(ZS = ZL = 50Ω, IS-95 Modulation, Tc = 25°C)


Item	Conditions	Min.	Typ.	Max.	Unit
Frequency		887		925	MHz
Current consumption 1	POUT = 27.5dBm, VDD = 3.5V, VGG = 2.7V		405	420	mA
Current consumption 2	POUT = 15dBm, VDD = 1.3V, VGG = 2.7V		105	110	mA
Current consumption 3	POUT = 12dBm, VDD = 1.0V, VGG = 2.7V		79	90	mA
Gain 1	POUT = 27.5dBm, VDD = 3.5V, VGG = 2.7V	25	29		dB
Gain 2	POUT = 18dBm, VDD = 1.3V, VGG = 2.7V	22	24		dB
Gain 3	POUT = 15dBm, VDD = 1.0V, VGG = 2.7V	20	22		dB
ACPR1 (High power mode)	POUT = 27.5dBm, VDD = 3.5V, VGG = 2.7V, ±900kHz offset, 30kHz band width		-54	-47	dBc
ACPR2 (High power mode)	POUT = 27.5dBm, VDD = 3.5V, VGG = 2.7V, ±1.98MHz offset, 30kHz band width		-64	-58	dBc
ACPR1 (Low power mode 1)	POUT = 18dBm, VDD = 1.3V, VGG = 2.7V, ±900kHz offset, 30kHz band width		-56	-50	dBc
ACPR2 (Low power mode 1)	POUT = 18dBm, VDD = 1.3V, VGG = 2.7V, ±1.98MHz offset, 30kHz band width		-63	-58	dBc
ACPR1 (Low power mode 2)	POUT = 15dBm, VDD = 1.0V, VGG = 2.7V, ±900kHz offset, 30kHz band width		-56	-50	dBc
ACPR2 (Low power mode 2)	POUT = 15dBm, VDD = 1.0V, VGG = 2.7V, ±1.98MHz offset, 30kHz band width		-63	-58	dBc
2nd, 3rd harmonics	POUT = 27.5dBm, VDD = 3.5V, VGG = 2.7V		-27	-23	dBc
Input VSWR	VDD = 3.5V, VGG = 2.7V		1.3	2	
Gate current	VGG = 2.7V, POUT ≤ 27.5dBm		1.7	2.5	mA

**Recommended External Circuit****Recommended Evaluation Board**

Board material: Glass fabric-base epoxy

Size: 40mm × 50mm × 0.6mm

Relative dielectric constant: 4.6







### Example of Representative Characteristics

Conditions:  $f = 900\text{MHz}$

$V_{DD1} = V_{DD2} = 3.5\text{V}$ ,  $V_{GG} = 2.7\text{V}$  (High power mode)

$V_{DD1} = V_{DD2} = 1.3\text{V}$ ,  $V_{GG} = 2.7\text{V}$  (Low power mode 1)


$T_a = 25^\circ\text{C}$



## Package Outline

Unit: mm

10PIN LCC



NOTE: Dimension "\*" does not include cutting burr.

SONY CODE	LCC-10C-03
JEITA CODE	_____
JEDEC CODE	_____

## PACKAGE STRUCTURE

PACKAGE MATERIAL	CERAMIC SUBSTRATE
TERMINAL TREATMENT	GOLD PLATING
TERMINAL MATERIAL	NICKEL PLATING
PACKAGE MASS	0.8g