

CMOS 8-bit Single Chip Microcomputer

Description

The CXP824P40A is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer counter, fluorescent display tube, controller/driver, remote control reception circuit, CTL duty detection circuit, 14-bit PWM output and high-speed output circuit besides the basic configurations of 8-bit CPU, PROM, RAM, and I/O port.


The CXP824P40A also provides sleep/stop function that enables lower power consumption.

CXP824P40A is the PROM-incorporated version of the CXP82440A with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

Features

- Wide-range instruction system (213 instructions) to cover various types of data
 - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
 - 400ns at 10MHz operation
 - 122 μ s at 32kHz operation
- Incorporated PROM capacity
 - 40K bytes
 - 1120 bytes (including fluorescent display area)
- Incorporated RAM capacity
- Peripheral functions
 - A/D converter
 - Serial interface
 - Timers
 - Fluorescent display tube controller/driver
 - Remote control receiving circuit
 - PWM output
 - CTL duty detection circuit
 - High-speed output circuit
- Interruption
- Standby mode
- Package
 - RTG 4 pins
 - 19 factors, 15 vectors, multi-interruption possible
 - SLEEP/STOP
 - 100-pin plastic QFP


100 pin QFP (Plastic)




Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Pin Assignment (Top View)



Note)

1. Vpp (Pin 90) must be connected to VDD.
2. Vss (Pins 41 and 91) are both connected to GND.

Pin Description

Pin code	I/O		Functions
PA0/AN0 to PA7/AN7	I/O/ Analog input	(Port A) 8-bit I/O port. I/O can be set in single bit units. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/CINT	I/O/Input	(Port B) 8-bit I/O port. I/O for lower 7 bits can be set in a unit of single bits. Uppermost bit (PB7) is for output only. (8 pins)	Capture input to 16-bit timer/counter.
PB1/CS0	I/O/Input		Chip select input for serial interface (CH0).
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	Output/Output		Serial data output (CH1).
PC0/KR0 to PC7/KR7	I/O/Input	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sync current. (8 pins)	Serves as key return inputs when operating key scan with FDP segment signal.
PD0/S0 to PD7/S7	Output/Output	(Port D) 8-bit output port. (8 pins)	FDP segment signal outputs.
PE0/INT0/ EC0	Input/Input/Input	(Port E) 8-bit port. Lower 6 bits are for inputs; upper 2 bits are for outputs. (8 pins)	Inputs for external interruption request. (4 pins)
PE1/INT1/ EC1	Input/Input/Input		External event inputs for timer/counter. (2 pins)
PE2/INT2	Input/Input		Non-maskable interruption request input.
PE3/INT3/ NMI	Input/Input/Input		Remote control reception circuit input.
PE4/RMC	Input/Input		Input for CTL duty direction circuit.
PE5/CTL	Input/Input		14-bit PWM output.
PE6/PWM	Output/Output		Output for the 16-bit timer/counter rectangular waves, CTU duty detection, and 32kHz oscillation frequency demultiplication.
PE7/TO/ DDO/ADJ	Output/Output/ Output/Output		
PF0/S8 to PF7/S15	Output/Output	(Port F) 8-bit output port. (8 pins)	FDP segment signal outputs.
PG0/RTO0 to PG3/RTO3	I/O/Output	(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Data for the lower 4 bits are gated with the contents of RTO or OR-gate output. (8 pins)	Outputs for real-time pulse generator (RTG). Functions as high-precision, real-time pulse output port. (4 pins)
PG4 to PG7	I/O		

Pin code	I/O	Functions		
PH0 to PH7	I/O	(Port H) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)		
P10/S16 to P17/S23	Output/Output	(Port I) 8-bit output ports. (8 pins)	FDP segment signal outputs.	
T8/S31 to T15/S24	Output/Output	Outputs for FDP timing (digit) signals/segment signals.		
T0 to T7	Output	FDP timing signal outputs.		
V _{FDP}		FDP voltage supply when incorporated resistor is set by mask option.		
EXTAL	Input	Crystal connectors system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.		
XTAL	Output			
TEX	Input	Crystal connectors for 32kHz timer/counter clock oscillation. Set 32kHz crystal oscillator between TEX and TX. For usage as event input, attach clock source to TEX, and open TX.		
TX	Output			
RST	Input	Low-level active, system reset.		
AVREF	Input	Reference voltage input for A/D converter.		
AVss		A/D converter GND.		
V _{DD}		Vcc supply.		
V _{pp}		Vcc supply for incorporated PROM writing. Connect to V _{DD} during normal operation.		
V _{ss}		GND.		

I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input protection circuit</p> <p>A/D converter</p> <p>Input multiplexer</p> <p>IP</p> <p>Hi-Z</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>CINT CS0 SI0 SI1</p> <p>Schmitt input</p> <p>IP</p> <p>Hi-Z</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>SCK in</p> <p>Schmitt input</p> <p>IP</p> <p>Hi-Z</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 1 pin	<p>Port B</p> <p>SO Output enable Port B output selection "0" when reset Port B data Port B direction "0" when reset Data bus RD (Port B)</p>	Hi-Z
PB7/SO1 1 pin	<p>Port B</p> <p>SO Output enable Port B output selection "1" when reset Port B data "1" when reset Data bus RD (Port B)</p> <p>Internal reset signal IP Pull-up transistor approx. 200kΩ</p>	High level
PC0/KR0 to PC7/KR7 8 pins	<p>Port C</p> <p>Port C data Port C direction "0" when reset Data bus RD (Port C) Key input signal IP High current drive of 12mA possible</p>	Hi-Z
PE0/EC0/INT0 PE1/EC1/INT1 PE2/INT2 PE3/INT3/NMI PE4/RMC PE4/CTL 6 pins	<p>Port E</p> <p>Schmitt input IP EC0/INT0 EC1/INT1 INT2 INT3/NMI RMC CTL Data bus RD (Port E)</p>	Hi-Z

Pin	Circuit format	When reset
PE6/PWM 1 pin	<p>Port E</p> <p>The circuit shows Port E output selection logic. It includes a multiplexer (MPX) with four inputs: TO (0), DDO (1), ADJ16K* (2), and ADJ2K* (3). The outputs of the MPX are connected to two AND gates. The first AND gate's output is connected to one input of a third AND gate, which then drives an open-drain output. The second AND gate's output is connected to one input of a fourth AND gate, which then drives an open-drain output. The RD (Port E) signal is connected to the other inputs of both AND gates. A data bus is also connected to the RD (Port E) signal.</p>	High level
PE7/TO/ DDO/ADJ 1 pin	<p>Port E</p> <p>The circuit shows Port E output selection logic. It includes a multiplexer (MPX) with four inputs: TO (0), DDO (1), ADJ16K* (2), and ADJ2K* (3). The outputs of the MPX are connected to two AND gates. The first AND gate's output is connected to one input of a third AND gate, which then drives an open-drain output. The second AND gate's output is connected to one input of a fourth AND gate, which then drives an open-drain output. The RD (Port E) signal is connected to the other inputs of both AND gates. A data bus is also connected to the RD (Port E) signal.</p> <p>* ADJ signal is a frequency demultiplication output for 32kHz oscillation frequency adjustment. ADJ2 can be used for buzzer output.</p>	High level
PG0/RTO0 to PG3/RTO3 4 pins	<p>Port G</p> <p>The circuit shows Port G output selection logic. It includes a multiplexer (MPX) with four inputs: RTO data (0), Port G data (1), Port G direction (2), and Port G direction (3). The outputs of the MPX are connected to two AND gates. The first AND gate's output is connected to one input of a third AND gate, which then drives an open-drain output. The second AND gate's output is connected to one input of a fourth AND gate, which then drives an open-drain output. The RD (Port G) signal is connected to the other inputs of both AND gates. A data bus is also connected to the RD (Port G) signal. An IP (Invert Pull) block is also present.</p>	Hi-Z
PG4 to PG7 PH0 to PH7 12 pins	<p>Port G Port H</p> <p>The circuit shows Port G or Port H output selection logic. It includes a multiplexer (MPX) with four inputs: Port G or Port H data (0), Port G or Port H direction (1), Port G or Port H direction (2), and Port G or Port H direction (3). The outputs of the MPX are connected to two AND gates. The first AND gate's output is connected to one input of a third AND gate, which then drives an open-drain output. The second AND gate's output is connected to one input of a fourth AND gate, which then drives an open-drain output. The RD (Port G or Port H) signal is connected to the other inputs of both AND gates. A data bus is also connected to the RD (Port G or Port H) signal. An IP (Invert Pull) block is also present.</p>	Hi-Z

Pin	Circuit format	When reset
PD0/S0 to PD7/S7	Port D Port F Port I	
PF0/S8 to PF7/S15	Segment output data Output selection control signal ("0" when reset)	
PI0/S16 to PI7/S23	Data for Port D, F, or I "0" when reset	
24 pins	Data bus RD (Port D, F, or I)	* High voltage drive transistor Pull-down resistor OP Mask option V _{FDP}
T15/S24 to T8/S31	Segment output data Output selection control signal ("0" when reset)	
T0 to T7		
16 pins		* High voltage drive transistor Pull-down resistor OP Mask option V _{FDP}
EXTAL XTAL	EXTAL XTAL	
2 pins		• Diagram shows circuit composition during oscillation. • Feedback resistor is removed during stop.
TEX TX	TEX TX	
2 pins		• Diagram shows circuit composition during oscillation. • When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed, and TEX and TX become "Low" level and "High" level respectively.
\overline{RST}		Pull-up resistor OP Mask option IP Schmitt input
1 pin		Hi-Z or High level (when pull-up resistance is added)

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13.0	V	Incorporated PROM
	V _{VSS}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 ^{*1}	V	
Output voltage	V _{OUT}	-0.3 to +7.0 ^{*1}	V	
Display output voltage	V _{OD}	V _{DD} - 40 to V _{DD} + 0.3	V	As P channel transistor is open drain, V _{DD} is reference.
High level output current	I _{OH}	-5	mA	All pins excluding outputs ^{*2} (value per pin)
	I _{ODH1}	-15	mA	Display outputs S0 to S23 (value per pin)
	I _{ODH2}	-35	mA	Display outputs T0 to T7, and T8/S31 to T15/S24 (value per pin)
High level total output current	ΣI_{OH}	-40	mA	Total for all pins excluding display outputs
	ΣI_{ODH}	-100	mA	Total for all display outputs
Low level output current	I _{OL}	15	mA	Port 1
	I _{OLC}	20	mA	High current Port 1 ^{*3}
Low level total output current	ΣI_{OL}	100	mA	Total for all output pins
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{tsg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	

^{*1}) V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.^{*2}) Specifies output current of general-purpose I/O ports.^{*3}) The high current drive transistor is the N-CH transistor of Port C (PC).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	High-speed mode Guaranteed operation range
		3.5	5.5	V	Low-speed mode Guaranteed operation range
		2.7	5.5	V	Guaranteed operation range with TEX clock
		2.5	5.5	V	Guaranteed data hold range during STOP
	V _{PP}	V _{PP} = V _{DD}		V	*4
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*1
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input*2
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL*3
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*1
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input*2
	V _{ILEX}	-0.3	0.4	V	EXTAL*3
Operating temperature	Topr	-10	+75	°C	

*1) Value for each pin of normal input port (PA, PB4, PC, PG, PH).

*2) Value of the following pins: RST, CINT, CS0, SCK0, SCK1, SI0, SI1, EC0/INT0, EC1/INT1, INT2, INT3/NMI, RMC, CTL.

*3) Specifies only during external clock input.

*4) V_{PP} and V_{DD} should be set a same voltage.

Electrical Characteristics**DC Characteristics**

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output current	VOH	PA, PB, PC, PE6, PE7, PG, PH	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output current	VOL	PC	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
Input current	I _{HIE}	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA
	I _{ILE}		VDD = 5.5V, Vil = 0.4V	-0.5		-40	μA
	I _{IHT}	TEX	VDD = 5.5V, VIH = 5.5V	0.1		10	μA
	I _{ILT}		VDD = 5.5V Vil = 0.4V	-0.1		-10	μA
	I _{IILR}	RST		-1.5		-400	μA
Display output current	IOH	S0 to S23		-8			mA
		S24/T15 to S31/T8, T0 to T7	VDD = 4.5V VOH = VDD - 2.5V	-20			mA
Open drain output leakage current (P-CH Tr off state)	I _{LOL}	S24/T15 to S31/T8, T0 to T7	VDD = 5.5V VOL = VDD - 35V VFDP = VDD - 35V			-20	μA
Pull-down resistance	RL	S24/T15 to S31/T8, T0 to T7	VDD = 5V VFDP = VDD - 35V	60	100	270	kΩ
I/O leakage current	I _{Iz}	PA to PC, PE, PG, PH	VDD = 5.5V VI = 0, 5.5V			±10	μA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Power supply current*	IDD1	V _{DD}	High speed mode operation (1/2 frequency demultiplier clock)		20	40	mA
	IDD2		V _{DD} = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)				
	IDDS1		V _{DD} = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		450	1100	μA
	IDDS2		SLEEP mode V _{DD} = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1.2	8	mA
	IDDS3		V _{DD} = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		9	30	μA
STOP mode V _{DD} = 5.5V, 10MHz crystal oscillation; and termination of 32kHz oscillation						30	μA
Input capacity	C _{IN}	Pins other than S0 to S31, T0 to T7, PB7, PE6, AV _{REF} , AV _{SS} , V _{FDP} , V _{DD} , V _{ss}	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

* When all pins are open.




The leakage current is not specified because PB7 is dedicated for output.

AC Characteristics**(1) Clock timing**(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	f _C	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t _{XL} t _{XH}	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise time, fall time	t _{CR} t _{CF}	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t _{EH} t _{EL}	EC0, EC1	Fig. 3	t _{sys} + 50*			ns
Event count input clock rise time, fall time	t _{ER} t _{EF}	EC0, EC1	Fig. 3			20	ms
System clock frequency	f _C	TEX TX	V _{DD} = 2.7 to 5.5V Fig. 2 (32kHz clock application condition)		32.768		kHz
Event count input pulse width	t _{TL} t _{TH}	TEX	Fig. 3	10			μs
Event count input rise time, fall time	t _{TR} t _{TF}	TEX	Fig. 3			20	ms

* t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FEH).

t_{sys} (ns) = 2000/f_C (upper two bits = "00"), 4000/f_C (upper two bits = "01"), 16000/f_C (upper two bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock application conditions****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)


(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↑ → SCK0 float delay time	t _{DCKF}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↑ → SO0 delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 ↑ → SO0 float delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 High level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK0 cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK0 High, Low level width	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input set-up time (for SCK0 ↑)	t _{SIK}	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	t _{KSI}	SI0	SCK0 input mode	t _{sys} + 200		ns
			SCK0 output mode	100		ns
SCK0 ↑ → SO0 delay time	t _{KSO}	SO0	SCK0 input mode		t _{sys} + 200	ns
			SCK0 output mode		100	ns

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FE_H).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")


Note 2) The load condition for the SCK0 output mode, SO0 output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer CH0 timing

Serial transfer (CH1)(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 High, Low level width	t _{KL} t _{KH}	SCK1	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input set-up time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{SKI}	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns

Note) The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.


Fig. 5. Serial transfer CH1 timing

(3) A/D converter characteristics

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, AV_{REF} = 4.0 to AV_{DD}, V_{ss} = AV_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						±3	LSB
Zero transition voltage	V _{ZT} ^{*1}		Ta = 25°C V _{DD} = 5.0V V _{ss} = AV _{ss} = 0V	-10	10	70	mV
Full-scale transition voltage	V _{FT} ^{*2}			4910	4970	5030	mV
Conversion time	t _{CONV}			160/f _{ADC} ^{*3}			μs
Sampling time	t _{SAMP}			12/f _{ADC} ^{*3}			μs
Reference input voltage	V _{REF}	AV _{REF}		V _{DD} - 0.5		V _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN7		0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode		0.6	1.0	mA
	I _{REFS}		SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definition of A/D converter terms



*1) V_{ZT}: Value at which the digital transfer value changes from 00H to 01H and vice versa.

*2) V_{FT}: Value at which the digital transfer value changes from FEH to FFH and vice versa.

*3) f_{ADC} indicates the below values due to ADC operation clock selection (ADCS: Bit 6 of address 00F9H).

During PS2 selection, f_{ADC} = fc/2

During PS1 selection, f_{ADC} = fc

(4) Interruption, reset input (Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High, Low level width	t _{IH} t _{IL}	INT0 INT1 INT2 NMI/INT3		1		μs
Reset input Low level width	t _{RSL}	RST		32/fc		μs

Fig. 7. Interruption input timing





Fig. 8. RST input timing




(5) Others

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
CLK input High, Low level width	t _{CTH} t _{CTL}	CTL	t _{sys} = 2000/fc	t _{sys} + 200		ns

Fig. 9. Other timing




Appendix**Fig. 10. Recommended oscillation circuit**


(i) Main clock



(ii) Main clock



(iii) Sub clock



Manufacturer	Model	f _c (MHz)	C ₁ (pF)	C ₂ (pF)	R _d (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)
	CSA8.00MTZ	8.00				
	CSA10.0MTZ	10.00				
	CST4.19MGW*	4.19				(ii)
	CST8.00MTW*	8.00				
	CST10.0MTW*	10.00				
RIVER ELETEC CO., LTD	HC-49/U03	4.19	12	12	0	(i)
		8.00				
		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19	27	27	0	(i)
		8.00				
		10.00	20	20		
	P3	32.768kHz	50	22	1M	(iii)

Those marked with an asterisk (*) signify types with built-in ground capacitance (C₁, C₂).


Mask option table

Option	Mask product	CXP824P40Q-1-□□□
Package	100-pin plastic QFP	100-pin plastic QFP
ROM capacitance	32K bytes/40K bytes	PROM 40K bytes
Reset pin pull-up resistance	Existential/non-existent	Existential
High voltage drive pin pull-up resistor	Existential/non-existent	Non-existent (S0/PD0 to S23/PI7) Existential (T0 to T15/S24)

Package Outline

Unit: mm

100PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g