


CMOS 8-bit Single Chip Microcomputer**Description**

The CXP83120A/83124A is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, 32kHz timer/counter, capture timer counter, LCD controller/driver, remote control reception circuit and 14-bit PWM output besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP83120A/83124A also provides a sleep/stop function that enables lower power consumption.


**Features**


- Wide-range instruction system (213 instructions) to cover various types of data.
 - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle 400ns at 10MHz operation
 8µs at 500kHz
 122µs at 32kHz operation
- Incorporated ROM capacity 20Kbytes (CXP83120A)
 24Kbytes (CXP83124A)
- Incorporated RAM capacity 644bytes (includes LCD display data area)
- Peripheral functions
 - A/D converter 8-bit, 8-channel, successive approximation method
(Conversion time of 32µs/10MHz)
 - Serial interface 8-bit, 8-stage FIFO incorporated
(Auto transfer for 1 to 8 bytes), 1 channel
8-bit clock synchronized type, 1 channel
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer,
16-bit capture timer/counter, 32kHz timer/counter
Maximum 160 segment display possible (during 1/4 duty)
4 common output, 40 segment output
Display method static, 1/2, 1/3, 1/4 duty
Bias method 1/2, 1/3 bias
 - LCD controller/driver 8-bit pulse measuring counter, 6-stage FIFO
14 bits, 1 channel
 - Remote control reception circuit
 - PWM output circuit
- Interruption 15 factors, 15 vectors, multi-interruption possible
- Standby mode SLEEP/STOP
- Package 100-pin plastic QFP/LQFP
- Piggyback/evaluation chip CXP83200A 100-pin ceramic QFP/LQFP

Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Pin Assignment (Top View) (QFP package)

Note) 1. NC (Pin 90) is always connected to V_{DD}.
 2. V_{SS} (Pin 41 and 91) are both connected to GND.

Pin Assignment (Top View) (LQFP package)

- Note)**
1. NC (Pin 88) is always connected to V_{DD}.
 2. V_{ss} (Pin 39 and 89) are both connected to GND.

Pin Description

Symbol	I/O	Functions		
PA0/AN0 to PA7/AN7	I/O/Analog input	(Port A) 8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)	
PB0/CINT	I/O/Input	(Port B) 8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	External capture input to 16-bit timer/counter.	
PB1/CS0	I/O/Input		Chip select input for serial interface (CH0).	
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).	
PB3/SI0	I/O/Input		Serial data input (CH0).	
PB4/SO0	I/O/Output		Serial data output (CH0).	
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).	
PB6/SI1	I/O/input		Serial data input (CH1).	
PB7/SO1	I/O/Output		Serial data output (CH1).	
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a single bit unit. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)		
PE0/INT0/ EC0	Input/Input/Input	(Port E) 7-bit port. lower 5 bits are for inputs; upper 2 bits are for outputs. (7 pins)	External event inputs for timer/counter. (2 pins)	
PE1/INT1/ EC1	Input/Input/Input		External interruption request inputs. (4 pins)	
PE2/INT2	Input/Input		Non-maskable interruption request input.	
PE3/INT3/ NMI	Input/Input/Input		Remote control reception circuit input.	
PE4/RMC	Input/Input		14-bit PWM output.	
PE5/PWM	Output/Output		Rectangular wave output for 16-bit timer/counter (duty output 50%).	Output for 32kHz oscillation frequency division.
PE6/TO/ ADJ	Output/Output/ Output			
PH0 to PH7	I/O	(Port H) 8-bit I/O port. I/O can be set in a single bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)		

Symbol	I/O	Functions
PD0/SEG16 to PD7/SEG23	Output/Output	(Port D) 8-bit output port. (8 pins)
PF0/SEG24 to PF7/SEG31	Output/Output	(Port F) 8-bit output port. (8 pins)
PG0/SEG32 to PG7/SEG39	Output/Output	(port G) 8-bit output port. (8 pins)
SEG0 to SEG15	Output	LCD segment signal output.
COM0 to COM3	Output	LCD common signal output.
V _{LC1} to V _{LC3}		LCD bias power supply.
V _L	Output	Control pin to cut off the current flowing to external LCD bias resistor during standby.
EXTAL1	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL1; opposite phase clock should be input to XTAL1. System clock oscillation of EXTAL1 and XTAL1 is used for normal operation mode (Max. 10MHz).
XTAL1		
EXTAL2	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL2; opposite phase clock should be input to XTAL2. System clock oscillation of EXTAL2 and XTAL2 is used for sub clock mode (Typ. 500kHz).
XTAL2		
TEX	Input	Crystal connectors for 32kHz timer/counter clock generation circuit. Connect a 32.768kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and leave TX open.
TX	Output	
RST	Input	Low-level active system reset.
NC		NC. Under normal operating conditions, connect to V _{DD} .
A _{VREF}	Input	Reference voltage input for A/D converter.
A _{Vss}		A/D converter GND.
V _{DD}		Positive power supply.
V _{ss}		GND. Two V _{ss} are connected to GND.





I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Pull-up resistor "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>CINT CS0 SI0 SI1</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>SCK in</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 PB7/SO1 2 pins	<p>Port B</p> <p>The circuit for Port B consists of a bidirectional data bus interface. It features a pull-up resistor connected to one output pin (SO0) through an inverter. The other output pin (SO1) is controlled by a logic gate that takes Port B data and Port B direction as inputs. RD (Port B) controls the RD path for both pins. A note indicates that pull-up transistors are approximately 100kΩ.</p>	Hi-Z
PC0 to PC7 8 pins	<p>Port C</p> <p>The circuit for Port C is similar to Port B but with 8 pins. It includes a pull-up resistor for one pin and logic for the others. RD (Port C) controls the RD path for all pins. Notes indicate high current drive of 12mA possible and pull-up transistors approximately 100kΩ.</p>	Hi-Z
PE0/INT0/EC0 PE1/INT1/EC1 PE2/INT2 PE3/INT3/NMI PE4/RMC 5 pins	<p>Port E</p> <p>The circuit for Port E is a Schmitt input followed by multiple output buffers. The outputs are labeled INT0/EC0, INT1/EC1, INT2, INT3/NMI, RMC, and Data bus. RD (Port E) controls the RD path for the data bus.</p>	Hi-Z

Pin	Circuit format	When reset
PE5/PWM 1 pin	<p>Port E</p> <p>Port E output selection "0" when reset Reset E data "1" when reset</p> <p>Data bus ← RD (Port E)</p>	High level
PE6/TO/ADJ 1 pin	<p>Port E</p> <p>Port E data "1" when reset TO *2 ADJ16K ADJ2K Port E output selection Port E output selection "00" when reset TO Output enable</p> <p>Internal reset signal → *1</p> <p>*1 Pull-up transistors approx. 150kΩ. *2 ADJ signals are frequency divider outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.</p>	High level (High level with 150kΩ resistor when reset)
PH0 to PH7 8 pins	<p>Port H</p> <p>Pull-up resistor "0" when reset Port H data Port H direction "0" when reset Data bus ← RD (Port H)</p> <p>IP</p> <p>* Pull-up transistors approx. 100kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PD0 to PD7 PF0 to PF7 PG0 to PG7 24 pins	<p>Port D Port F Port G</p> <p>PD7 to PD4 by a single bit unit PD3 to PD0 by 4-bit unit PF7 to PF0 PG7 to PG0 by 8-bit unit</p> <p>"0" when reset</p>	Segment output (VDD level)
SEG0 to SEG15 16 pins	<p>Segment</p>	VDD level
COM0 to COM3 4 pins	<p>Common</p>	VDD level
VL 1 pin	<p>LCD control (DSP bit)</p> <p>"0" when reset</p>	Hi-Z

Pin	Circuit format	When reset
EXTAL1 XTAL1 2 pins	 <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation. Feedback resistor is removed during stop. XTAL1 becomes "High" level. 	Oscillation
EXTAL2 XTAL2 2 pins	 <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation. Feedback resistor is removed during stop. XTAL2 becomes "High" level. 	EXTAL2 Hi-Z XTAL2 High level
TEX TX 2 pins	 <ul style="list-style-type: none"> Diagram shows circuit composition during oscillation. When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed and TEX and TX become "Low" level and "High" level respectively. 	Oscillation
RST 1 pin	 <p>Pull-up resistor</p> <p>OP Mask option</p> <p>Schmitt input</p>	Low level

Absolute Maximum Ratings(V_{ss} = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	V _{SS}	−0.3 to +0.3	V	
LCD bias voltage	V _{LC1} , V _{LC2} , V _{LC3}	−0.3 to +7.0*1	V	
Input voltage	V _{IN}	−0.3 to +7.0*1	V	
Output voltage	V _{OUT}	−0.3 to +7.0*1	V	
High level output current	I _{OH}	−5	mA	Output per pin
High level total output current	ΣI _{OH}	−50	mA	Total for all output pins
Low level output current	I _{OL}	15	mA	Value per pin, excluding high current outputs
	I _{OLC}	20	mA	Value per pin*2 for high current outputs
Low level total output current	ΣI _{OL}	100	mA	Total for all output pins
Operating temperature	T _{OPR}	−20 to +75	°C	
Storage temperature	T _{STG}	−55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package
		380		LQFP package

*1 V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

*2 The high current drive transistor is the N-ch transistor of Port C (PC)

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	VDD	4.5	5.5	V	High-speed mode guaranteed operation range*1
		3.5	5.5		Low-speed mode guaranteed operation range*1
		3.0	5.5		Guaranteed operation range during EXTAL2 clock (sub clock mode)
		2.7	5.5		Guaranteed operation range with TEX clock
		2.5	5.5		Guaranteed data hold range during STOP
LCD bias voltage	VLC1	Vss	VDD	V	LCD power supply range*5
	VLC2				
	VLC3				
High level input voltage	VIH	0.7VDD	VDD	V	*2
	VIHS	0.8VDD	VDD	V	Hysteresis input*3
	VIHEx	VDD - 0.4	VDD + 0.3	V	EXTAL*4
Low level input voltage	VIL	0	0.3VDD	V	*2
	VILS	0	0.2VDD	V	Hysteresis input*3
	VILEX	-0.3	0.4	V	EXTAL*4
Operating temperature	Topr	-20	+75	°C	

*1 During EXTAL1 clock (main clock mode), high-speed mode is 1/2 frequency division clock selection; low-speed mode is 1/16 frequency division clock selection.

*2 Value for each pin of normal input ports (PA, PB4, PB7, PC and PH).

*3 Value of the following pins; RST, CINT CS0, SI0, SI1, SCK0, SCK1, EC0/INT0, EC1/INT1, INT2, NMI/INT3, and RMC.

*4 Specifies only during external clock input.

*5 Optimal values are determined by LCD used.

Electrical Characteristics**DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PA, PB, PC, PD ^{*1} , PE5, PE6 PF to PG ^{*1} VL (only VOL)	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output voltage	VOL	VOL	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
		PC	VDD = 4.5V, IOL = 12.0mA			1.5	V
Input current	I _{IHE1}	EXTAL1	VDD = 5.5V, VIH = 5.5V	0.5		40	µA
	I _{IIE1}		VDD = 5.5V, Vil = 0.4V	-0.5		-40	µA
	I _{IHE2}	EXTAL2	VDD = 5.5V, VIH = 5.5V	0.3		30	µA
	I _{IIE2}		VDD = 5.5V, Vil = 0.4V	-0.3		-30	µA
	I _{IHT}	TEX	VDD = 5.5V, VIH = 5.5V	0.1		10	µA
	I _{ILT}		VDD = 5.5V, Vil = 0.4V	-0.1		-10	µA
	I _{IR}	RST ^{*2}	VDD = 5.5V, Vil = 0.4V	-1.5		-400	µA
	I _{IIH}	PA to PC ^{*3} , PH ^{*3}	VDD = 4.5V, VIH = 4.0V	-3.33			µA
	I _{IIL}		VDD = 5.5V, Vil = 0.4V			-50	µA
I/O leakage current	I _{Iz}	PE0 to PE4, RST ^{*2}	VDD = 5.5V, VI = 0, 5.5V			±10	µA
Common output impedance	R _{COM}	COM0 to COM3	VDD = 5V, VLC1 = 3.75V VLC2 = 2.5V VLC3 = 1.25		3	5	kΩ
Segment output impedance	R _{SEG}	SEG0 to SEG15 SEG16 to SEG39 ^{*1}			5	15	kΩ
Supply current ^{*4}	I _{DD1}	V _{DD}	High-speed mode operation (1/2 frequency division clock) VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		18	40	mA
	I _{DD2}		VDD = 3.5V, 500kHz crystal oscillation (C ₁ = C ₂ = 22pF)		0.8	2	mA
	I _{DD3}		VDD = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		35	100	µA
	I _{DDS1}		SLEEP mode VDD = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1.1	8	mA
	I _{DDS2}	V _{DD}	VDD = 3.5V, 500kHz crystal oscillation (C ₁ = C ₂ = 22pF)		400	800	µA
	I _{DDS3}		VDD = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		9	30	µA
	I _{DDSS}		STOP mode VDD = 5.5V, 10MHz, 500kHz crystal oscillation and termination of 32kHz oscillation			10	µA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Input capacity	C _{IN}	Pins other than PB7, PE5, PE6 V _{LC1} to V _{LC3} COM0 to COM3 SEG0 to SEG15 PD0/SEG16 to PD7/SEG23 PF0/SEG24 to PF7/SEG31 PG0/SEG32 to PG7/SEG39 AV _{REF} , AV _{ss} , V _{DD} , V _{ss}	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*¹ Common pins of PD0/SEG16 to PD7/SEG23, PF0/SEG24 to PF7/SEG31, PG0/SEG32 to PG7/SEG39, PD, PF and PG is the case when the common pin is selected as port; SEG16 to SEG39 is when the common pin is selected as segment output.

*² \overline{RST} specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

*³ Pins PA to PC, and PH specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected. (PE0 to PE4 specifies the leakage current.)

*⁴ When all output pins are left open.

AC Characteristics**(1) Clock timing**(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL1 EXTAL1	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t _{XL} , t _{XH}	EXTAL1	Fig. 1, Fig. 2 external clock drive	37.5			ns
System clock input rise and fall time	t _{CR} , t _{CF}	EXTAL1	Fig. 1, Fig. 2 external clock drive			200	ns
System clock frequency	fc	XTAL2 EXTAL2	V _{DD} = 3.0 to 5.5V Fig. 1, Fig. 2	0.3	0.5	0.7	MHz
System clock input pulse width	t _{XL} , t _{XH}	EXTAL2	V _{DD} = 3.0 to 5.5V Fig. 1, Fig. 2 external clock drive	450			ns
System clock input rise and fall time	t _{CR} , t _{CF}	EXTAL2	V _{DD} = 3.0 to 5.5V Fig. 1, Fig. 2 external clock drive			200	ns
Event count input clock pulse width	t _{EH} , t _{EL}	<u>EC0</u> EC1	Fig. 3	t _{sys} + 50*			ns
Event count input clock rise and fall time	t _{ER} , t _{EF}	<u>EC0</u> EC1	Fig. 3			20	ms
System clock frequency	fc	TEX TX	V _{DD} = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock input pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10			μs
Event count input clock rise and fall time	t _{TR} , t _{TF}	TEX	Fig. 3			20	ms

* t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11").




Fig. 1. Clock timing**Fig. 2. Clock applied conditions**


Fig. 3. Event count clock timing**(2) Serial transfer (CH0)**(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↑ → SCK0 float delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↓ → SO0 delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 ↑ → SO0 float delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK0 cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK0 high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input setup time (for SCK0 ↑)	t _{SIK}	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	t _{ksi}	SI0	SCK0 input mode	t _{sys} + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t _{KSO}	SO0	SCK0 input mode		t _{sys} + 200	ns
			SCK0 output mode		100	ns

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the SCK0 output mode, SO0 output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer CH0 timing


Serial Transfer (CH1)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
<u>SCK1</u> cycle time	t _{KCY}	<u>SCK1</u>	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KL} t _{KH}	<u>SCK1</u>	input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{ksi}	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
<u>SCK1</u> ↓ → SO1 delay time	t _{kso}	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns

Note) The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.


Fig. 5. Serial transfer CH1 timing



(3) A/D converter characteristics

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = AVss = 0V)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						± 3	LSB
Zero transition voltage	V _{ZT} *1		Ta = 25°C VDD = AVREF = 5.0V Vss = AVss = 0V	-10	10	70	mV
Full-scale transition voltage	V _{FT} *2			4910	4970	5030	mV
Conversion time	t _{CONV}			160/f _{ADC} *3			μs
Sampling time	t _{SAMP}			12/f _{ADC} *3			μs
Reference input voltage	V _{REF}	AV _{REF}		V _{DD} - 0.5		V _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN7		0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode		0.6	1.0	mA
	I _{REFS}		SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definition of A/D converter terms

*1 V_{ZT}: Value at which the digital conversion value changes from 00H to 01H and vice versa.

*2 V_{FT}: Value at which the digital conversion value changes from FEH to FFH and vice versa.



*3 f_{ADC} indicates the below values due to the Bit 6 (CKS) of A/D control register (address: 00F9H)and the Bit 7 (PCK1) and Bit 6 (PCK0) of clock control register (address: 00FFH).


CKS PCK1, PCK0	0 (φ/2 selection)	1 (φ selection)
00 (φ = f _{ex} /2)	f _{ADC} = fc/2	f _{ADC} = fc
01 (φ = f _{ex} /4)	f _{ADC} = fc/4	f _{ADC} = fc/2
11 (φ = f _{ex} /16)	f _{ADC} = fc/16	f _{ADC} = fc/8

(4) Interruption, reset input

(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
External interruption high and low level widths	t _{IH} t _{IL}	INT0 INT1 INT2 NMI/INT3		1		μs
Reset input low level width	t _{RSL}	RST		32/fc		μs

Fig. 7. Interruption input timing**Fig. 8. RST input timing**



Appendix**Fig. 9. SPC700 series recommended oscillation circuit**

Manufacturer	Model	f _c (MHz)	C ₁ (pF)	C ₂ (pF)	R _d (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)
	CSA8.00MG	8.00				
	CSA10.0MT	10.00				
	CST4.19MGW*	4.19				(ii)
	CST8.00MTW*	8.00				
	CST10.00MTW*	10.00				
RIVER ELETEC CO., LTD.	HC-49/U03	4.19	15	15	2.2k	(i)
		8.00			470	
		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19	22	22	560	(i)
		8.00	18	18	0	
		10.00				

Those marked with an asterisk (*) signify types with built-in ground capacitance (C₁, C₂).

Mask Option Table


Item	Content	
Reset pin pull-up resistor	Non-existent	Existen

Characteristics Curves

Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



NOTE: Dimension "*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	_____