

CMOS 16-bit Single Chip Microcomputer

Description



The CXP973F064 is a CMOS 16-bit microcomputer integrating on a single chip an A/D converter, serial interface, I²C bus interface, timer, PWM output circuit, programmable pattern generator, remote control receive circuit, parallel interface, FLASH ROM interface, and as well as basic configurations like a 16-bit CPU, ROM, RAM, and I/O port.

This LSI also provides the sleep/stop functions that enable lower power consumption.


Features

• An efficient instruction set as a controller	— Direct addressing, numerous abbreviated forms, multiplication and division instructions
• Instruction sets for C language and RTOS	— Highly quadratic instruction system, general-purpose register of 16-bit × 8-pin × 16-bank configuration
• Minimum instruction cycle	58.8ns at 34MHz operation (3.0 to 3.6V) 66.7ns at 30MHz operation (2.7 to 3.6V)
• Incorporated EEPROM capacity	256K bytes
• Incorporated RAM capacity	11.5K bytes
• Peripheral functions	<ul style="list-style-type: none"> — A/D converter — Serial interface — I²C bus interface — Timers — PWM output circuit — Programmable pattern generator — Remote control receive circuit — Parallel interface
	<ul style="list-style-type: none"> 8-bit 12-analog input, successive approximation system, 3-stage FIFO (Conversion time: 1.55µs at 40MHz) Asynchronous serial interface (UART) 128-byte buffer RAM, 3 channels 64-byte buffer RAM (supports master/slave and automatic transfer mode) 8-bit timer/counter, 2 channels (with timing output) 16-bit capture timer/counter (with timing output) 16-bit timer, 4 channels, watchdog timer 14-bit PWM, 4 channels (2-channel of binary output switch function by PPG) 16-bit output, 64-byte buffer RAM, 1 channel 8-bit pulse measurement counter, 10-stage FIFO External register interface (8-bit parallel bus), 4-chip select
• Interruption	33 factors, 33 vectors, multi-interruption and priority selection possible
• Standby mode	Sleep/stop
• Package	<ul style="list-style-type: none"> 100-pin plastic QFP 100-pin plastic LQFP 104-pin plastic LFLGA
• Piggy/evaluation chip	CXP971000
• Mask ROM	CXP972032/973032/973064

100 pin QFP (Plastic) 100 pin LQFP (Plastic)



104 pin LFLGA (Plastic)





Structure

Silicon gate CMOS IC


Purchase of Sony's I²C components conveys a licence under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specifications as defined by Philips.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.




Pin Assignment 1 (Top View) 100-pin QFP package


- Note)**
1. PWE (Pin 88) must be connected to NC for Mask ROM.
 2. Vss and AVss (Pins 15, 41, 57, 70 and 90) must be connected to GND.
 3. Vdd and AVDD (Pins 44, 72 and 89) must be connected to V_{DD}.

Pin Assignment 2 (Top View) 100-pin LQFP package


- Note)**
1. PWE (Pin 86) must be connected to NC for Mask ROM.
 2. Vss and AVss (Pins 13, 39, 55, 68 and 88) must be connected to GND.
 3. VDD and AVDD (Pins 42, 70 and 87) must be connected to VDD.

Pin Assignment 3 (Top View) 104-pin LFLGA package

- Note)**
1. PWE (Pin C7) must be connected to NC for Mask ROM.
 2. Vss and AVss (Pins B7, E12, G2, K13 and N8) must be connected to GND.
 3. VDD and AVDD (Pins A7, D12 and N9) must be connected to VDD.

Pin Functions

Symbol	I/O	Functions		
PA0/A0 to PA7/A7	Output / Output	(Port A) 8-bit output port. (8 pins)	External register interface address bus port output data value and OR output. (8 pins)	
PB0/PPO00/ A8 to PB7/PPO07/ A15	Output / Output / Output	(Port B) 8-bit output port. PPO value and OR output. (8 pins)	External register interface address bus. Address width can be extended in 1-bit units. (8 pins)	
PC0/PPO08 to PC3/PPO11	I/O / Output	(Port C) 8-bit I/O port. I/O can be specified in 1-bit units. PPO value and OR output. (8 pins)	Programmable pattern generator outputs. (16 pins)	
PC4/PPO12/ XCS3 to PC7/PPO15/ XCS0	I/O / Output / Output		External register interface chip select signal. Chip select signal output function can be selected in 1-bit units. (4 pins)	
PD0/D0/ KS12 to PD7/D7/ KS19	I/O / I/O / Input	(Port D) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	External register interface data bus. (8 pins)	Standby release input function can be specified in 1-bit units. (8 pins)
PE0/INT0 to PE6/INT6	I/O / Input	(Port E) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	External interrupt inputs. (8 pins)	
PE7/INT7/ CINT	I/O / Input / Input		External capture input for 16-bit capture timer/counter.	
PF0/EC0 PF1/EC2	Input / Input	(Port F) 8-bit port. Lower 6 bits are for input; upper 2 bits are for output. (8 pins)	External event inputs for 8-bit timer/counter. (2 pins)	
PF2/SCS1/ NMI	Input / Input / Input		Serial chip select (CH1) input.	Non-maskable external interrupt input.
PF3/SI1	Input / Input		Serial data (CH1) input.	
PF4/SO1	Input / Output		Serial data (CH1) output.	
PF5/SCK1	Input / I/O		Serial clock (CH1) I/O.	
PF6/T1	Output / Output		8-bit timer/counter output.	
PF7/T2	Output / Output		16-bit capture timer/counter timing output.	
PG0/PWM0 to PG1/PWM1	Output / Output	(Port G) 8-bit port. Lower 4 bits are for output; upper 4 bits are for I/O. Upper 4 bits can be specified in 1-bit units. (8 pins)	14-bit PWM output with output value switch control by programmable pattern generator. (2 pins)	
PG2/PWM2 PG3/PWM3	Output / Output		14-bit PWM output. (2 pins)	
PG4/SCS0	I/O / Input		Serial chip select (CH0) input.	
PG5/SI0	I/O / Input		Serial data (CH0) input.	
PG6/SO0	I/O / Output		Serial data (CH0) output.	
PG7/SCK0	I/O / I/O		Serial clock (CH0) I/O.	




Symbol	I/O	Functions	
PH0/SDA	Output / I/O	(Port H) 8-bit port. Lower 2 bits are for large current N-ch open drain outputs; medium 4 bits are for I/O; upper 2 bits are for output. Medium 4 bits can be specified in 1-bit units. (8 pins)	I ² C bus interface data I/O.
PH1/SCL	Output / I/O		I ² C bus interface clock I/O.
PH2/RxD	I/O / Input		UART reception data input. (common with data reception during on-board rewrite boot mode)
PH3/TxD	I/O / Output		UART transmission data output. (common with data transmission during on-board rewrite boot mode)
PH4/RMC	I/O / Input		Remote control signal input.
PH5/TETC	I/O / Input		On-board rewrite boot mode setting. (Total 3 pins)
PH6/XWR	Output / Output		External register interface write signal.
PH7/XRD	Output / Output		External register interface read signal.
PI0/SCS2	I/O / Input	(Port I) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	Serial chip select (CH2) input.
PI1/SI2	I/O / Input		Serial data (CH2) input.
PI2/SO2	I/O / Output		Serial data (CH2) output.
PI3/SCK2	I/O / I/O		Serial clock (CH2) I/O.
PI4/AN0/ KS0 to PI7/AN3/ KS3	I/O / Input / Input		Analog input for A/D converter. (12 pins)
PJ0/AN4/ KS4 to PJ7/AN11/ KS11	I/O / Input / Input	(Port J) 8-bit I/O port. I/O can be specified in 1-bit units. (8 pins)	Standby release input function can be specified in 1-bit units. (12 pins)
PK0 to PK2	I/O		
PK3/ADTEN	I/O / Input		A/D converter operation enable input by external trigger.
PK4/ADTRG	I/O / Input		External trigger input for A/D converter.
PK5/TETB	Output / Input	(7 pins)	On-board rewrite boot mode setting. (Total 3 pins)
PK6/TETA	Output / Input		
EXTAL	Input	Connects a crystal for main clock oscillation. (When the clock is supplied externally, input it to EXTAL and input an opposite phase clock to XTAL.)	
XTAL			
RST	Input	System reset. Active at "L" level.	
AV _{DD}		Positive power supply for A/D converter. (Must be the same voltage with V _{DD} .)	
AV _{REF}	Input	Reference voltage input for A/D converter. (Must be the same voltage with V _{DD} .)	
AVss		GND for A/D converter.	
V _{DD}		Positive power supply. (Connect both V _{DD} pins to positive power supply.)	
Vss		GND (Connect all four Vss pins to GND.)	
PWE	Input	FLASH EEPROM rewrite enable.	




I/O Circuit Format for Pins




Pin	Circuit format	After a reset
PA0/A0 to PA7/A7		Hi-Z
PB0/PPO00/A8 to PB7/PPO07/ A15		Hi-Z
PC0/PPO08 to PC3/PPO11		Hi-Z

Pin	Circuit format	After a reset
PC4/PPO12/ XCS3 to PC7/PPO15/ XCS0	<p>XCS output setting ("0" after a reset) XCS3 to XCS0 → 1 MPX PPO12 to PPO15 → 0 PC register ("0" after a reset) PCD register ("0" after a reset) Internal data bus RD IP</p>	Hi-Z
PD0/D0/KS12 to PD7/D7/ KS19	<p>WR (external register area) Internal data bus → External register I/F External register operation enable CLR → PD register ("0" after a reset) CLR → PDD register ("0" after a reset) Internal data bus RD Standby release External register I/F RD (external register area) External register operation enable * Large current drive 5mA (VDD = 2.7 to 3.6V)</p>	Hi-Z
PE0/INT0 to PE7/INT7/ CINT	<p>PE register (Undefined after a reset) PED register ("0" after a reset) Internal data bus RD INT0 to INT7/CINT CMOS Schmitt input</p>	Hi-Z




Pin	Circuit format	After a reset
<u>PF0/EC0</u> <u>PF1/EC2</u>	<p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p>	Hi-Z
<u>PF2/SCS1/</u> NMI	<p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>PFSL register ("0" after a reset)</p> <p>NMI input enable ("0" after a reset)</p> <p>IP</p>	Hi-Z
PF3/SI1	<p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>PFSL register ("0" after a reset)</p> <p>IP</p>	Hi-Z
PF4/SO1	<p>SO1</p> <p>SO1 output enable</p> <p>PFSL register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>IP</p>	Hi-Z
PF5/SCK1	<p>SCK1</p> <p>SCK1 output enable</p> <p>PFSL register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p>	Hi-Z




Pin	Circuit format	After a reset
PF6/T1	 <p>T1 PF register ("1" after a reset) PFSL register ("0" after a reset) Internal data bus RD</p>	<p>"H" level</p>
PF7/T2	 <p>T2 PF register ("1" after a reset) PFSL register ("0" after a reset) Internal data bus RD PF register write S Q Reset R</p>	<p>"H" level (<i>"H"</i> level at ON resistance of pull-up transistor by a reset.)</p>
PG0/PWM0 to PG3/PWM3	 <p>PWM0 to PWM3 PG register (Undefined after a reset) PGSL register ("0" after a reset) Internal data bus RD PG register write S Q Reset R</p>	<p>Hi-Z</p>





Pin	Circuit format	After a reset
PG4/ $\overline{SCS0}$	 <p>PG register (Undefined after a reset)</p> <p>PGD register ("0" after a reset)</p> <p>PGSL register ("0" after a reset)</p> <p>SCS0</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p>	Hi-Z
PG5/SI0	 <p>PG register (Undefined after a reset)</p> <p>PGD register ("0" after a reset)</p> <p>PGSL register ("0" after a reset)</p> <p>SI0</p> <p>Internal data bus</p> <p>RD</p> <p>CMOS Schmitt input</p> <p>IP</p>	Hi-Z
PG6/SO0	 <p>SO0</p> <p>PG register (Undefined after a reset)</p> <p>PGSL register ("0" after a reset)</p> <p>SO0 output enable</p> <p>PGD register ("0" after a reset)</p> <p>Internal data bus</p> <p>RD</p> <p>IP</p>	Hi-Z




Pin	Circuit format	After a reset
PG7/SCK0	 <p>The circuit diagram for PG7/SCK0 shows the following components and connections:</p> <ul style="list-style-type: none"> SCK0: A CMOS Schmitt input connected to the SCK0 pin. Registers: PG register (undefined after reset), PGSL register ("0" after reset), and PGD register ("0" after reset). MUX: Two 1:1 MUXes (MPX) labeled 1 and 0. The PG register connects to the PGSL register via the MUX 1. The PGSL register connects to the PGD register via the MUX 0. Control Logic: Logic gates (AND, OR, NOT) control the MUXes and enable the SCK0 output. Driver: A driver stage with an inverter and a transmission gate (777) followed by an IP block. Internal Data Bus: A bus connecting the PGSL and PGD registers to the RD control logic. RD Control: RD control logic connected to the internal data bus and the driver stage. 	Hi-Z
PH0/SDA PH1/SCL	 <p>The circuit diagram for PH0/SDA and PH1/SCL shows the following components and connections:</p> <ul style="list-style-type: none"> SDA, SCL: A CMOS Schmitt input connected to the SDA, SCL pin. Registers: PH register ("1" after reset), PHSL register ("0" after reset). MUX: One 1:1 MUX (MPX) labeled 1. The PH register connects to the PHSL register via the MUX. Control Logic: Logic gates (AND, OR, NOT) control the MUX and enable the SDA, SCL output. Driver: A driver stage with an inverter and a transmission gate (777) followed by an IP block. Internal Data Bus: A bus connecting the PH and PHSL registers to the RD control logic. RD Control: RD control logic connected to the internal data bus and the driver stage. <p><i>* Large current drive 5mA (VDD = 2.7 to 3.6V)</i></p>	Hi-Z
PH2/RxD	 <p>The circuit diagram for PH2/RxD shows the following components and connections:</p> <ul style="list-style-type: none"> RxD: A CMOS Schmitt input connected to the RxD pin. Registers: PHL register (undefined after reset), PHD register ("0" after reset). MUX: One 1:1 MUX (MPX). The PHL register connects to the PHD register via the MUX. Control Logic: Logic gates (AND, OR, NOT) control the MUX and enable the RxD output. Driver: A driver stage with an inverter and a transmission gate (777) followed by an IP block. Internal Data Bus: A bus connecting the PHL and PHD registers to the RD control logic. RD Control: RD control logic connected to the internal data bus and the driver stage. 	Hi-Z

Pin	Circuit format	After a reset
PH3/TxD	<p>The circuit diagram shows the internal logic for pin PH3/TxD. It includes a PH register (labeled "Undefined after a reset") and a PHD register ("0" after a reset). The TxD signal is connected to the PH register. The TxD output enable signal is connected to both the PH register and the PHD register. The outputs of the PH register and PHD register are combined via an AND gate. The output of this gate is connected to a buffer, which is then connected to an inverter. The output of the inverter is connected to an open drain output stage. The internal data bus is also connected to the PH register and PHD register via an AND gate. The RD signal is connected to the internal data bus. The IP (Invert Pull) signal is connected to the inverter.</p>	Hi-Z
PH4/RMC	<p>The circuit diagram shows the internal logic for pin PH4/RMC. It includes a PH register (labeled "Undefined after a reset") and a PHD register ("0" after a reset). The outputs of the PH register and PHD register are combined via an AND gate. The output of this gate is connected to a buffer, which is then connected to an inverter. The output of the inverter is connected to an open drain output stage. The internal data bus is also connected to the PH register and PHD register via an AND gate. The RD signal is connected to the internal data bus. The output of the inverter is also connected to a CMOS Schmitt input labeled "RMC".</p>	Hi-Z
PH5/TETC	<p>The circuit diagram shows the internal logic for pin PH5/TETC. It includes a PH register (labeled "Undefined after a reset") and a PHD register ("0" after a reset). The outputs of the PH register and PHD register are combined via an AND gate. The output of this gate is connected to a buffer, which is then connected to an inverter. The output of the inverter is connected to an open drain output stage. The internal data bus is also connected to the PH register and PHD register via an AND gate. The RD signal is connected to the internal data bus. The output of the inverter is also connected to a CMOS Schmitt input.</p>	Hi-Z
PH6/XWR PH7/XRD	<p>The circuit diagram shows the internal logic for pins PH6/XWR and PH7/XRD. It includes a PHSL register ("0" after a reset), a PH register (labeled "Undefined after a reset"), and a 1 MPX (Multiplexer) block. The XWR, XRD signal is connected to the PHSL register. The output of the PHSL register is connected to the 1 MPX block. The output of the 1 MPX block is connected to a buffer, which is then connected to an inverter. The output of the inverter is connected to an open drain output stage. The internal data bus is also connected to the PH register and the 1 MPX block via an AND gate. The RD signal is connected to the internal data bus. A PH register write signal is connected to the PH register. A Reset signal is connected to the PH register via an SR flip-flop.</p>	Hi-Z

Pin	Circuit format	After a reset
PI0/ $\overline{SCS2}$	 <p>PI register (Undefined after a reset) PID register ("0" after a reset) PISL register ("0" after a reset)</p> <p>$\overline{SCS2}$ ← AND gate (PI register, PID register, PISL register)</p> <p>Internal data bus ← AND gate (PI register, PID register, PISL register) → CMOS Schmitt input</p> <p>RD ← AND gate (PI register, PID register, PISL register)</p>	Hi-Z
PI1/SI2	 <p>PI register (Undefined after a reset) PID register ("0" after a reset) PISL register ("0" after a reset)</p> <p>SI2 ← AND gate (PI register, PID register, PISL register)</p> <p>Internal data bus ← AND gate (PI register, PID register, PISL register) → CMOS Schmitt input</p> <p>RD ← AND gate (PI register, PID register, PISL register)</p>	Hi-Z
PI2/SO2	 <p>SO2 → 1 MPX PI register (Undefined after a reset) PISL register ("0" after a reset) SO2 output enable → 1 MPX PID register ("0" after a reset)</p> <p>Internal data bus ← AND gate (PI register, PISL register, PID register) → CMOS Schmitt input</p> <p>RD ← AND gate (PI register, PISL register, PID register)</p>	Hi-Z

Pin	Circuit format	After a reset
PI3/SCK2	 <p>SCK2 → 1 MPX → PI register PI register → 1 MPX → PISL register PISL register → 1 MPX → PID register PID register → 1 MPX → SCK2 output enable SCK2 output enable → SCK2 RD → Internal data bus Internal data bus → CMOS Schmitt input SCK2 → CMOS Schmitt input</p>	Hi-Z
PI4/AN0/KS0 to PI7/AN3/ KS3	 <p>PI register → 1 MPX → PI register PI register → 1 MPX → PID register PID register → 1 MPX → PISL register PISL register → 1 MPX → Input multiplexer Input multiplexer → A/D converter RD → Internal data bus RD → Standby release RD → A/D converter A/D converter → Input multiplexer</p>	Hi-Z
PJ0/AN4/KS4 to PJ7/AN11/ KS11	 <p>PJ register → 1 MPX → PJ register PJ register → 1 MPX → PJD register PJD register → 1 MPX → PJSL register PJSL register → 1 MPX → Input multiplexer Input multiplexer → A/D converter RD → Internal data bus RD → Standby release RD → A/D converter A/D converter → Input multiplexer</p>	Hi-Z

Pin	Circuit format	After a reset
PK0 to PK2	 <p>PK register (Undefined after a reset)</p> <p>PKD register ("0" after a reset)</p> <p>Internal data bus ← RD</p> <p>IP</p>	Hi-Z
PK3/ADTEN PK4/ADTRG	 <p>PK register (Undefined after a reset)</p> <p>PKD register ("0" after a reset)</p> <p>Internal data bus ← RD</p> <p>ADTEN, ADTRG ← CMOS Schmitt input</p>	Hi-Z
PK5/TETB	 <p>PK register ("1" after a reset)</p> <p>Internal data bus ← RD</p>	"H" level
PK6/TETA	 <p>PK register ("1" after a reset)</p> <p>Internal data bus ← RD</p> <p>PK register write S Q R</p> <p>Reset</p> <p>* Pull-up transistor approximately 150kΩ (VDD = 2.7 to 3.6V)</p>	"H" level ("H" level at ON resistance of pull-up transistor by a reset.)

Pin	Circuit format	After a reset
XTAL EXTAL	 <ul style="list-style-type: none"> • Diagram shows circuit configuration during oscillation. • Feedback resistor is removed during standby stop mode, and XTAL is driven at "H" level. 	Oscillation
$\overline{\text{RST}}$	 <p style="text-align: center;">* Pull-up transistor approximately 30kΩ (VDD = 2.7 to 3.6V)</p>	"L" level (during a reset)
PWE		Hi-Z

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +4.6	V	
	A _{VDD}	A _{Vss} to +4.6* ¹	V	
	A _{VREF}	A _{Vss} to +4.6* ¹	V	
	A _{Vss}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +4.6* ²	V	
Output voltage	V _{OUT}	-0.3 to +4.6* ²	V	
High level output current	I _{OH}	-5.0	mA	Output (value per pin)
High level total output current	ΣI_{OH}	-50	mA	Total for all output pins
Low level output current	I _{OL}	15.0	mA	All pins excluding large current output pins (value per pin)
	I _{OLC}	20.0	mA	Large current output pins* ³ (value per pin)
Low level total output current	ΣI_{OL}	130	mA	Total for all output pins
Operating temperature	T _{opr}	-30 to +85	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP-100P-L01
		380		LQFP-100P-L01
		500		LFLGA-104P-01

*¹ A_{VDD} and A_{VREF} must be the same voltage with V_{DD}.*² V_{IN} and V_{OUT} excluding PH0 and PH1 must not exceed V_{DD} + 0.3V.*³ The large current drive transistor is N-ch transistor of PD and PH0, PH1.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	2.7	3.6	V	
		2.0	3.6		Guaranteed data hold range during stop mode
	AV _{DD}	2.7	3.6	V	*1
	AV _{REF}	2.7	3.6	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS Schmitt input*3
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.2	V	EXTAL*4
Low level input voltage	V _{IL}	0	0.2V _{DD}	V	
	V _{ILS}	0	0.2V _{DD}	V	CMOS Schmitt input*3
	V _{ILEX}	-0.3	0.4	V	EXTAL*4
Operating temperature	T _{opr}	-30	+85	°C	
	T _{pwe}	0	+50	°C	Recommended operating range of FLASH EEPROM rewrite operation

*1 AV_{DD} and AV_{REF} must be the same voltage with V_{DD}.

*2 PC, PD, PF4, PG6, PH3, PI2, PI4 to PI7, PJ, PK0 to PK2, PWE for normal input port.

*3 RST, PE, PF0 to PF3, PF5, PG4, PG5, PG7, PH0 to PH2, PH4, PH5, PI0, PI1, PI3, PK3 and PK4.

*4 Specified only during self-oscillation.

Electrical Characteristics**DC Characteristics 1**

(Topr = -30 to +85°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PD to PE, PF6, PF7, PG0 to PG5, PH2, PH4, PH5, PI to PJ, PK0 to PK6	VDD = 3.0V, IOH = -0.15mA	2.70			V
			VDD = 2.7V, IOH = -0.15mA	2.40			
			VDD = 3.0V, IOH = -0.5mA	2.30			V
			VDD = 2.7V, IOH = -0.5mA	2.00			
	VOL	PA to PC, PF4, PF5, PG6, PG7, PH3, PH6, PH7, PI2, PI3	VDD = 3.0V, IOL = -1.5mA	2.30			V
			VDD = 2.7V, IOL = -1.5mA	2.00			
Low level output voltage	VOL	PE, PF6, PF7, PG0 to PG5, PH2, PH4, PH5, PI0, PI1, PI4 to PI7, PJ, PK0 to PK6	IOL = 1.2mA			0.30	V
			IOL = 1.6mA			0.50	V
		PA to PC, PF4, PF5, PG6, PG7, PH3, PH6, PH7, PI2, PI3	IOL = 2.0mA			0.30	V
			IOL = 3.0mA			0.50	V
		PD, PH0, PH1	IOL = 5.0mA			1.00	V
Input current	I _H E	EXTAL	VDD = 3.6V, VIH = 3.6V	0.3		61	µA
	I _L E		VDD = 3.6V, Vil = 0.3V	-0.3		-61	µA
	I _{IL} R	RST*1	VDD = 3.6V, Vil = 0.3V	-0.9		-250	µA
I/O leakage current	I _I Z	PA to PJ, PK0 to PK6, RST*1	VDD = 3.6V, VI = 0, 3.6V			±31	µA
Open drain output leakage current (N-ch Tr. off-state)	I _{LO} H	PH0, PH1	VDD = 3.6V, VIH = 3.6V			31	µA

*1 RST specifies the input current when pull-up resistor has been selected; the leakage current when no resistor has been selected.

DC Characteristics 2

(Topr = -30 to +85°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
Supply current ^{*1}	^{*2} IDD1	VDD, Vss	VDD = 3.3 ± 0.3V, fEX = fsrc = 40MHz, External clock operation A/D off state, PLL off state		50	57	mA	
	^{*2} IDDS2	VDD, Vss	VDD = 3.3 ± 0.3V, fEX = fsrc = 40MHz, External clock operation A/D off state, PLL off state, sleep mode		20	23	mA	
	IDDS3	VDD, Vss	VDD = 3.6V, stop mode	85°C or less		500	μA	
				75°C or less		300		
				50°C or less		80		

^{*1} When all output pins are open.^{*2} When the upper two bits (PCK1, PCK0) of the clock control register (CLC: 0002FEh) are set to "00" and the LSI is operated in high-speed mode (1/2 frequency dividing clock).**I/O Capacitance**

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	PF0 to PF3, EXTAL, RST	Clock 1MHz, 0V for all pins excluding measured pins		10	20	pF
Output capacitance	C _{OUT}	PA to PB, PF6, PF7, PG0 to PG3, PH6, PH7, PK5, PK6, XTAL	Clock 1MHz, 0V for all pins excluding measured pins		10	20	pF
I/O capacitance	C _{I/O}	PC to PE, PF4, PF5, PG4 to PG7, PH0 to PH5, PI to PJ, PK0 to PK4	Clock 1MHz, 0V for all pins excluding measured pins		10	20	pF

AC Characteristics


(1) Clock timing

(Topr = -30 to +85°C, VDD = 2.7 to 3.6 V, Vss = 0V reference)


Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Main clock base oscillation frequency	f_{EX}	EXTAL, XTAL	Fig.1, Fig.2 $V_{DD} = 3.3 \pm 0.3V$	9.5		34.5	MHz
				9.5		31.0	
			Fig.1, Fig.2 -30 to +75°C $V_{DD} = 3.3 \pm 0.3V$	9.5		35.5	MHz
				9.5		32.5	
			Fig.1, Fig.2 -30 to +50°C $V_{DD} = 3.3 \pm 0.3V$	9.5		38.5	MHz
				9.5		35.0	
Main clock base oscillation input pulse width	t_{XH}	EXTAL, XTAL	$f_{EX} = 40.0\text{MHz}$ Fig.1, Fig.2 External clock drive	4.0			ns
	t_{XL}			4.0			ns
	t_{XH}			4.0			ns
	t_{XL}		$f_{EX} = 20.0\text{MHz}$ Fig.1, Fig.2 External clock drive	11			ns
	t_{XH}						
	t_{XL}						
Main clock base oscillation input rise time, fall time	t_{XR}	EXTAL, XTAL	$f_{EX} = 40.0\text{MHz}$ Fig.1, Fig.2 External clock drive			8.5	ns
	t_{XF}					10.5	ns
	t_{XR}					14	ns
	t_{XF}		$f_{EX} = 20.0\text{MHz}$ Fig.1, Fig.2 External clock drive				
	t_{XR}						
	t_{XF}						
Main clock duty	duty	XTAL	Fig.1, Fig.2 1/2 V_{DD} point	40	50	60	%

Note) tsys indicates the four values below according to the upper two bits (PCK1, PCK0) of the clock control register (CLC: 0002FEh).


tsys [ns] = 2/ f_{EX} (PCK1, PCK0 = 00), 4/ f_{EX} (PCK1, PCK0 = 01), 8/ f_{EX} (PCK1, PCK0 = 10,
16/ f_{EX} (PCK1, PCK0 = 11)

**Fig. 1. Clock timing**


Oscillator connection example
of main oscillation circuit



Connection example (1)
of external clock



Connection example (2)
of external clock

**Fig. 2. Oscillator connection and clock applied conditions**

(2) Event count input

(Topr = -30 to +85°C, V_{DD} = 2.7 to 3.6V, V_{SS} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
Event count input clock pulse width	t _{EH} , t _{EL}	$\overline{\text{EC}0}$, $\overline{\text{EC}2}$	Fig. 3	t _{sys} + 100		ns




Fig. 3. Event count input timing

(3) Interruption and reset input

(Topr = -30 to +85°C, V_{DD} = 2.7 to 3.6V, V_{SS} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high, low level width	t _{IH} , t _{IL}	<u>NMI</u> , <u>INT0</u> to <u>INT7</u> , <u>KS0</u> to <u>KS19</u>	Main mode Sleep mode Fig. 4	t _{sys} + 100		ns
		INT4 to INT7	Noise filter selected Fig. 4	ϕ	2t _{sys} + 100	
				PS4	32/f _{EX} + 100	
				PS6	128/f _{EX} + 100	
Reset input low level width	t _{RST}	$\overline{\text{RST}}$	Fig. 5	50/f _{EX}		ns




Fig. 4. Interruption input timing




Fig. 5. Reset input timing


(4) A/D converter characteristics

(Topr = -30 to +85°C, VDD = AVDD = AVREF = 2.7 to 3.6V, Vss = AVss = 0V reference)

Item	Symbol	Pins	Conditions		Min.	Typ.	Max.	Unit
Resolution							8	Bits
Linearity error			$V_{DD} = AV_{DD} = AV_{REF} = 3.0V$				± 1	LSB
Absolute error							± 3	LSB
Conversion time	t_{CONV}				34t _{sys}			ns
			*1		62t _{sys}			ns
Sampling time	t_{SAMP}				10t _{sys}			ns
			*1		20t _{sys}			ns
Reference input voltage	V_{REF}	AV_{REF}	$V_{DD} = AV_{DD} = AV_{REF}$		2.7		3.6	V
Analog input voltage		AN0 to AN11			0		AV_{REF}	V
AV _{REF} current	I_{REF}	AV_{REF}	Main mode	$V_{DD} = 3.3 \pm 0.3V$ $f_{SRC} = 40MHz$		1.5	2.1	mA
				$V_{DD} = 3.3 \pm 0.3V$ $f_{SRC} = 20MHz$		1.2	1.7	mA
	I_{REFS}		ADC off state*2 Stop mode				12	μA

*1 When Bit 6 (ADCK) of A/D control status register (ADCS: 000132h) is specified to "1".

*2 When Bit 5 (ADPC) of A/D control status register (ADCS: 000132h) is specified to "1".

Note) AV_{DD} and AV_{REF} must be the same voltage with V_{DD}.*1 V_{ZT}: Value at which the digital conversion value changes from 00h to 01h and vice versa.*2 V_{FT}: Value at which the digital conversion value changes from FEh to FFh and vice versa.**Fig. 6. Definition of A/D converter terms**

(5) Serial transfer (CH0, CH1, CH2)

(Topr = -30 to +85°C, VDD = 2.7 to 3.6V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	tDCSK	SCK0, SCK1, SCK2	External start transfer mode (SCK = output mode)	VDD = 3.3 ± 0.3V		1.5t _{sys} + 200
				VDD = 3.0 ± 0.3V		1.5t _{sys} + 210
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ float delay time	tDSKF	SCK0, SCK1, SCK2	External start transfer mode (SCK = output mode)	VDD = 3.3 ± 0.3V		1.5t _{sys} + 200
				VDD = 3.0 ± 0.3V		1.5t _{sys} + 210
$\overline{CS} \downarrow \rightarrow SO$ delay time	tDCSO	SO0, SO1, SO2	External start transfer mode	VDD = 3.3 ± 0.3V		1.5t _{sys} + 200
				VDD = 3.0 ± 0.3V		1.5t _{sys} + 210
$\overline{CS} \uparrow \rightarrow SO$ float delay time	tDCSOF	SCS0, SCS1, SCS2	External start transfer mode	VDD = 3.3 ± 0.3V		1.5t _{sys} + 200
				VDD = 3.0 ± 0.3V		1.5t _{sys} + 210
\overline{CS} high level width	tWHCS	SCS0, SCS1, SCS2		VDD = 3.3 ± 0.3V	t _{sys} + 100	ns
				VDD = 3.0 ± 0.3V	t _{sys} + 110	
\overline{SCK} cycle time	t _{KCY}	SCK0, SCK1, SCK2	Input mode	VDD = 3.3 ± 0.3V	2t _{sys} + 200	ns
				VDD = 3.0 ± 0.3V	2t _{sys} + 210	
			Output mode	VDD = 3.3 ± 0.3V	16/f _{EX}	
				VDD = 3.0 ± 0.3V	16/f _{EX}	
\overline{SCK} high, low pulse width	t _{KH} , t _{KL}	SCK0, SCK1, SCK2	Input mode	VDD = 3.3 ± 0.3V	t _{sys} + 100	ns
				VDD = 3.0 ± 0.3V	t _{sys} + 110	
			Output mode	VDD = 3.3 ± 0.3V	8/f _{EX} – 100	ns
				VDD = 3.0 ± 0.3V	8/f _{EX} – 110	
SI input data setup time (for $\overline{SCK} \uparrow$)	t _{SIK}	SI0, SI1, SI2	SCK input mode	VDD = 3.3 ± 0.3V	100	ns
				VDD = 3.0 ± 0.3V	110	
			SCK output mode	VDD = 3.3 ± 0.3V	200	ns
				VDD = 3.0 ± 0.3V	210	
SI input data hold time (for $\overline{SCK} \uparrow$)	t _{KSI}	SI0, SI1, SI2	SCK input mode	VDD = 3.3 ± 0.3V	2t _{sys} + 100	ns
				VDD = 3.0 ± 0.3V	2t _{sys} + 110	
			SCK output mode	VDD = 3.3 ± 0.3V	100	ns
				VDD = 3.0 ± 0.3V	110	
$\overline{SCK} \downarrow \rightarrow SO$ delay time	t _{KSO}	SO0, SO1, SO2	SCK input mode	VDD = 3.3 ± 0.3V		2t _{sys} + 150
				VDD = 3.0 ± 0.3V		2t _{sys} + 160
			SCK output mode	VDD = 3.3 ± 0.3V		100
				VDD = 3.0 ± 0.3V		110
Minimum interval time	t _{INT}	SCK0, SCK1, SCK2	SCK input mode	VDD = 3.3 ± 0.3V	3t _{sys} + 100	ns
				VDD = 3.0 ± 0.3V	3t _{sys} + 110	
			SCK output mode	VDD = 3.3 ± 0.3V	8/f _{EX} – 100	ns
				VDD = 3.0 ± 0.3V	8/f _{EX} – 110	

Note) The load condition for the SCK output mode and SO output delay time is 100pF.





Fig. 7. Serial transfer CH0, CH1, CH2 timing

(6) I²C bus(Topr = -30 to +85°C, V_{DD} = 2.7 to 3.6V, V_{SS} = 0V reference)

Item	Symbol	Pins	Standard mode		High-speed mode		Unit
			Min.	Max.	Min.	Max.	
SCK clock frequency	t _{SCL}	SCL		100		400	kHz
Bus free time between stop and start conditions	t _{BUF}	SDA	4.7		1.3		μs
Hold time under (resend) start condition	t _{HD;STA}	SDA, SCL	4.0		0.6		μs
Hold time in SCL clock low state	t _{Low}	SCL	4.7		1.3		μs
Hold time in SCL clock high state	t _{High}	SCL	4.0		0.6		μs
Setup time under (resend) start condition	t _{SU;STA}	SDA, SCL	4.7		0.6		μs
Data hold time	t _{HD;DAT}	SDA, SCL	0		0	0.9	μs
Data setup time	t _{SU;DAT}	SDA, SCL	250		100		ns
SCL, SDA signal output rise time	t _{Rd} , t _{Rc}	SDA, SCL		1000	20 + α* ¹	300	ns
SCL, SDA signal output fall time	t _{Fd} , t _{Fc}	SDA, SCL		300	20 + α* ¹	300	ns
Setup time under stop condition	t _{SU;STO}	SDA, SCL	4.0		0.6		μs

*1 Due to the total capacitance of the bus.

Fig. 8. I²C bus timing

(7) Remote control reception

(Topr = -30 to +85°C, V_{DD} = 2.7 to 3.6V, V_{SS} = 0V reference)

Item	Symbol	Pins	Conditions		Typ.	Max.	Unit
Remote control receive high, low level width	t _{RMC}	RMC	Main mode	PS5 selected	128/f _{EX} + 100		ns
				PS7 selected	512/f _{EX} + 100		
				PS9 selected	2048/f _{EX} + 100		






Fig. 9. Remote control signal input timing

(8) External register interface

(Vss = 0V reference)

Item	Symbol	3.3 ± 0.3V Topr = -20 to +75°C		3.3 ± 0.3V Topr = -30 to +85°C		3.0 ± 0.3V Topr = -30 to +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Chip select pulse width 1	t _{CS1}	1.5t _{sys} -20	1.5t _{sys}	1.5t _{sys} -20	1.5t _{sys}	1.5t _{sys} -30	1.5t _{sys}	ns
Chip select pulse width 2	t _{CS2}	2.5t _{sys} -20	16.5t _{sys}	2.5t _{sys} -20	16.5t _{sys}	2.5t _{sys} -30	16.5t _{sys}	ns
Chip select pulse width 3	t _{CS3}	2.5t _{sys} -20	32.5t _{sys}	2.5t _{sys} -20	32.5t _{sys}	2.5t _{sys} -30	32.5t _{sys}	ns
Chip select pulse width 4	t _{CS4}	3.5t _{sys} -20	33.5t _{sys}	3.5t _{sys} -20	33.5t _{sys}	3.5t _{sys} -30	33.5t _{sys}	ns
Chip select pulse width 5	t _{CS5}	2.5t _{sys} -20	17.5t _{sys}	2.5t _{sys} -20	17.5t _{sys}	2.5t _{sys} -30	17.5t _{sys}	ns
Chip select pulse width 6	t _{CS6}	3.5t _{sys} -20	18.5t _{sys}	3.5t _{sys} -20	18.5t _{sys}	3.5t _{sys} -30	18.5t _{sys}	ns
Chip select pulse width 7	t _{CS7}	4.5t _{sys} -20	34.5t _{sys}	4.5t _{sys} -20	34.5t _{sys}	4.5t _{sys} -30	34.5t _{sys}	ns
Read/write strobe pulse width 1	t _{RW1}	t _{sys} – 25	t _{sys}	t _{sys} – 25	t _{sys}	t _{sys} – 35	t _{sys}	ns
Read/write strobe pulse width 2	t _{RW2}	2t _{sys} – 25	16t _{sys}	2t _{sys} – 25	16t _{sys}	2t _{sys} – 35	16t _{sys}	ns
Read/write strobe pulse width 3	t _{RW3}	2t _{sys} – 25	32t _{sys}	2t _{sys} – 25	32t _{sys}	2t _{sys} – 35	32t _{sys}	ns
Address setting time 1	t _{AS1}	t _{sys} /2 -25	t _{sys} /2	t _{sys} /2 -25	t _{sys} /2	t _{sys} /2 -35	t _{sys} /2	ns
Address setting time 2	t _{AS2}	1.5t _{sys} -25	1.5t _{sys}	1.5t _{sys} -25	1.5t _{sys}	1.5t _{sys} -35	1.5t _{sys}	ns
Address hold time	t _{AH}	t _{sys} /2 -25	—	t _{sys} /2 -25	—	t _{sys} /2 -35	—	ns
Read data setting request time	t _{DS1}	15	—	15	—	20	—	ns
Read data hold request time	t _{DH1}	0	—	0	—	0	—	ns
Write data setting time 1	t _{DS2}	1.5t _{sys} -25	1.5t _{sys}	1.5t _{sys} -25	1.5t _{sys}	1.5t _{sys} -35	1.5t _{sys}	ns
Write data setting time 2	t _{DS3}	2.5t _{sys} -25	16.5t _{sys}	2.5t _{sys} -25	16.5t _{sys}	2.5t _{sys} -35	16.5t _{sys}	ns
Write data hold time	t _{DH2}	t _{sys} /2 -25	t _{sys} /2 +30	t _{sys} /2 -25	t _{sys} /2 +30	t _{sys} /2 -35	t _{sys} /2 +30	ns

Read Timing**Fig. 10. Byte read (without programmable wait)****Fig. 11. Byte read (with programmable wait)**




Fig. 12. Word read (no strobe mode, without programmable wait)






Fig. 13. Word read (strobe mode, without programmable wait)

Write Timing**Fig. 14. Byte write (without programmable wait)****Fig. 15. Byte write (with programmable wait)**




Fig. 16. Word write (without programmable wait)

Appendix

SPC970 Series recommended oscillation circuit and oscillator




Fig. 17. Recommended oscillation circuit

Manufacturer	Model	f_{EX} (MHz)	C_1 (pF)	C_2 (pF)	R_d (Ω)	Circuit example	Remarks
MURATA MFG CO., LTD.	CSA6.00MG040	6.0	100	100	0	(i)	
	CSA8.00MTZ	8.0	30	30	0		
	CSA10.0MTZ	10.0	30	30	0		
	CSA12.0MTZ	12.0	30	30	0		
	CSA16.00MXZ040	16.0	15	15	0		
	CSA20.00MXZ040	20.0	10	10	0		
	CSA24.00MXZ040	24.0	7	7	0		
	CST6.00MGW040*	6.0	100	100	0		
	CST8.00MTW*	8.0	30	30	0		
	CST10.0MTW*	10.0	30	30	0		
RIVER ELETEC CO., LTD.	HC-49/U03	12.0	30	30	0	(ii)	
		16.0	15	15	0		
		6.0	18	18	560		CL = 13.5pF
		8.0	15	15	330		CL = 12pF
		10.0	10	10	330		CL = 9.5pF
		12.0	10	10	220		CL = 10pF

* Indicates types with on-chip grounding capacitor (C_1, C_2).

CL: Load capacitor

Manufacturer	Model	f _{EX} (MHz)	C ₁ (pF)	C ₂ (pF)	R _d (Ω)	Circuit example	Remarks
KINSEKI LTD.	HC-49/U-S	6.0	15	15	5.6k	(i)	CL = 16pF
		8.0	15	15	3.0k		
		10.0	10	10	1.8k		CL = 12pF
		12.0	12	12	1.0k		
		16.0	12	12	470		
		20.0	12	12	390		
		24.0	12	12	200		
		28.0	1	1	100		
	HC-49/U	32.0	3	0.01 μ F	0	(iii)	C ₃ = 10pF, L = 2.7 μ H
		36.0	3	0.01 μ F	0		C ₃ = 5pF, L = 2.7 μ H
		40.0	1	0.01 μ F	0		C ₃ = 3pF, L = 3.3 μ H
TDK Corporation	CCR6.0MC5*	6.0	36 ($\pm 20\%$)	36 ($\pm 20\%$)	0	(ii)	
	CCR12.0MSC5*	12.0	20 ($\pm 20\%$)	20 ($\pm 20\%$)	0		
	CCR16.0MSC6*	16.0	10 ($\pm 20\%$)	10 ($\pm 20\%$)	0		
	CCR28.0MSC6*	28.0	10 ($\pm 20\%$)	10 ($\pm 20\%$)	0		
	CCR40.0MS6	40.0	5	5	0	(i)	

* Indicates types with on-chip grounding capacitor (C₁, C₂).

CCR***: Surface mounted type ceramic oscillator

CL: Load capacitor


Product List

Type	Flash EEPROM incorporated version
Product name	CXP973F064Q-1, CXP973F064R-1, CXP973F064GA-1
ROM capacitance	256K byte
RAM capacitance	11.5K byte
Package	100-pin plastic QFP, 100-pin plastic LQFP, 104-pin plastic LFLGA
Main clock base oscillation frequency	40MHz
Reset pin pull-up resistor	Existent

Notes on PK6 Usage

FLASH EEPROM incorporated PK6 is also used as flash mode setting function. Note the followings:

1. "H" is output to PK6 during a reset. That is driven at comparatively high impedance (approximately $150\text{k}\Omega$), and take care that V_{OH} should not fall under $0.7V_{DD}$ by the partial pressure with external circuit load impedance.
2. When using software reset functions, PK6 may not rise enough during a reset. Switching PK6 to "H" output prior to software reset execution or connecting pull-up resistor is recommended.







Mask ROM and piggy/evaluation chip do not have flash mode setting function. Considering that FLASH EEPROM incorporated type is used, above countermeasure should be performed.

Limits on Usage of FLASH EEPROM incorporated Type


The main clock doubler circuit is not guaranteed to operate.

Characteristics Curve



Package Outline

Unit: mm



**PACKAGE STRUCTURE**

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

Package Outline

Unit: mm

**LEAD SPECIFICATIONS**

ITEM	SPEC.
LEAD MATERIAL	ALLOY 42
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18µm

Package Outline

Unit: mm

104PIN LFLGA

