


# Next Generation FTG for Intel® Architecture

#### **Features**

- Supports Intel Pentium®4-Type CPUs
- Selectable CPU Frequencies
- Two Differential CPU Clock Pairs
- Four 100-MHz Differential SRC Clock Pairs
- One CPU/SRC Selectable Differential Clock Pair
- One 96-MHz Differential Dot Clock Support
- Two 48-MHz Clocks
- Four 33-MHz PCI Clocks

- Two 33-MHz PCI Free Running Clocks
- Low Voltage Frequency Select Input
- I<sup>2</sup>C Support Byte/Word/Block Read/Write Capabilities
- Ideal Lexmark Spread Spectrum Profile for Maximum EMI Reduction
- 3.3V Power Supply
- 48-pin SSOP Package

CPU	SRC	PCI	DOT	USB	REF
x2 / x3	x4 / x5	x 6	x 1	x 2	x 2





## **Pin Definition**

Pin No.	Name	Туре	Description	
47,46,44,43	CPUT/C[0:1]	O, DIF	Differential CPU clock output.	
39,38	CPUT2_ITP/SRCT4 CPUC2_ITP/SRCC4	O, DIF	Selectable Differential CPU or SRC clock output.  ITP_EN = 0 @VTT_PWRGD# assertion PIN 39,38 = SRCT4,SRCC4  ITP_EN = 1 @VTT_PWRGD# assertion PIN 39,38 = CPUT2_ITP,CPUC2_ITP	
23,24	DOT96T, DOT96C	O, DIF	Differential 96-MHz clock output	
6	FS_A/REF1	I/O, SE	3.3V tolerant input for CPU frequency/REF clock Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications.	
20	FS_B/48 MHz0	I/O, SE	3.3V tolerant input for CPU frequency/48 MHz clock Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications.	
7	FS_C/REF0	I/O, SE	3.3V tolerant input for CPU frequency/REF clock Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications.	
42	IREF	I	A precision resistor is attached to this pin, which is connected to the internal current reference.	
18	ITP_EN/PCIF1	I/O, SE	Enable SRC4 or CPU2_ITP/PCIF clock. (sampled on the VTT_PWRGD# assertion). 0 = SRC4, 1 = CPU2_ITP	
9,10,13,14	PCI	O, SE	33-MHz clock output.	
21	48 MHz1	O, SE	<b>48-MHz clock output</b> . (Uses same control SMBus register as 48 MHz0 to control enable/disable.)	
1	SCLK	I	SMBus compatible SCLOCK.	
2	SDATA	I/O	SMBus compatible SDATA.	
26,27,29,30, 34,35	SRCT/C[0:3]	O, DIF	Differential Serial reference clock.	
31,32	SRCT2_SATA, SRCC2_SATA	O, DIF	Differential Serial reference clock. Recommended output for SATA	
17	TEST_SEL/PCIF0	I/O, SE, PD	LVTTL input for selecting HI-Z or Normal operation/33 MHz Clock 0 = Normal operation, 1 = HI-Z when VTT_PWRGD# is sampled	
19	VDD_48	PWR	3.3V power supply for outputs	
45	VDD_CPU	PWR	3.3V power supply for outputs	
11, 16	VDD_PCI	PWR	3.3V power supply for outputs	
8	VDD_REF	PWR	3.3V power supply for outputs	
33, 37	VDD_SRC	PWR	3.3V power supply for outputs	
40	VDDA	PWR	3.3V power supply for PLL	
22	VSS_48	GND	Ground for outputs	
48	VSS_CPU	GND	Ground for outputs	
12, 15	VSS_PCI	GND	Ground for outputs	
5	VSS_REF	GND	Ground for outputs	
28, 36	VSS_SRC	GND	Ground for outputs	
41	VSSA	GND	Ground for PLL	
25	VTT_PWRGD#/PD	I, PD	<b>3.3V LVTTL Input</b> . This pin is a level-sensitive strobe used to latch the FS_A, FS_B, FS_C/TEST_SEL, and PCIF0/ITP_EN Inputs. After asserting VTT_PWRGD# (active LOW), this pin becomes a realtime input for asserting power-down (active HIGH)	
4	XIN	I	14.318-MHz Crystal Input	
3	XOUT	0	14.318-MHz Crystal Output	



## Frequency Select Pins (FS\_A, FS\_B, and FS\_C)

Host clock frequency selection is achieved by applying the appropriate logic levels to FS\_A, FS\_B, FS\_C inputs prior to VTT\_PWRGD# assertion (as seen by the clock synthesizer). Upon VTT\_PWRGD# being sampled LOW by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FS\_A, FS\_B, and FS\_C input values. For all logic levels of FS\_A, FS\_B, and FS\_C VTT\_PWRGD# employs a one-shot functionality in that once a valid LOW on VTT\_PWRGD# has been sampled, all further VTT\_PWRGD#, FS\_A, FS\_B, and FS\_C transitions will be ignored, except in test mode.

#### Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initial-

izes to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

#### **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 2*.

The block write and block read protocol is outlined in *Table 3* while *Table 4* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Table 1. Frequency Select Table (FS\_A FS\_B)

FS_C	FS_B	FS_A	CPU	SRC	PCIF/PCI	REF0	DOT96	USB
1	0	1	100 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
0	0	1	133 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
0	1	1	166 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
0	1	0	200 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
0	0	0	266 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
1	0	0	333 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
1	1	0	400 MHz	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz
1	1	1	Reserved	100 MHz	33 MHz	14.318 MHz	96 MHz	48 MHz

**Table 2. Command Code Definition** 

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'

Table 3. Block Read and Block Write Protocol

	Block Write Protocol		Block Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address – 7 bits	8:2	Slave address – 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code – 8 Bits	18:11	Command Code – 8 Bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count – 8 bits (Skip this step if I <sup>2</sup> C_EN bit set)	20	Repeat start
28	Acknowledge from slave	27:21	Slave address – 7 bits
36:29	Data byte 1 – 8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2 – 8 bits	37:30	Byte Count from slave – 8 bits
46	Acknowledge from slave	38	Acknowledge



Table 3. Block Read and Block Write Protocol (continued)

	Block Write Protocol	Block Read Protocol		
Bit	Description	Bit	Description	
	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave – 8 bits	
	Data Byte N –8 bits	47	Acknowledge	
	Acknowledge from slave	55:48	Data byte 2 from slave – 8 bits	
	Stop	56	Acknowledge	
			Data bytes from slave / Acknowledge	
			Data Byte N from slave – 8 bits	
			NOT Acknowledge	
			Stop	

Table 4. Byte Read and Byte Write protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address – 7 bits	8:2	Slave address – 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code – 8 bits	18:11	Command Code – 8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte – 8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address – 7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave – 8 bits
		38	NOT Acknowledge
		39	Stop

## **Control Registers**

## Byte 0:Control Register 0

Bit	@Pup	Name	Description
7	1	CPUT2_ITP/SRCT4 CPUC2_ITP/SRCC4	CPU[T/C]2_ITP/SRC[T/C]4 Output Enable 0 = Disable (Hi-Z), 1 = Enable
6	1	RESERVED	RESERVED, Set = 1
5	1	RESERVED	RESERVED, Set = 1
4	1	SRC[T/C]3	SRC[T/C]3 Output Enable 0 = Disable (Hi-Z), 1 = Enable
3	1	SRC[T/C]2_SATA	SRC[T/C]2_SATA Output Enable 0 = Disable (Hi-Z), 1 = Enable
2	1	SRC[T/C]1	SRC[T/C]1 Output Enable 0 = Disable (Hi-Z), 1 = Enable
1	1	SRC[T/C]0	SRC[T/C]0 Output Enable 0 = Disable (Hi-Z), 1 = Enable
0	1	RESERVED	RESERVED, Set = 1



Byte 1: Control Register 1

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED, Set = 1
6	1	DOT_96T/C	DOT_96 MHz Output Enable 0 = Disable (Hi-Z), 1 = Enabled
5	1	48 MHz0, 48 MHz1	48 MHz Output Enable 0 = Disabled, 1 = Enabled
4	1	REF0	REF Output Enable 0 = Disabled, 1 = Enabled
3	1	REF1	REF Output Enable 0 = Disabled, 1 = Enabled
2	1	CPU[T/C]1	CPU[T/C]1 Output Enable 0 = Disable (Hi-Z), 1 = Enabled
1	1	CPU[T/C]0	CPU[T/C]0 Output Enable 0 = Disable (Hi-Z), 1 = Enabled
0	0	CPUT/C SRCT/C PCIF PCI	Spread Spectrum Enable 0 = Spread off, 1 = Spread on

Byte 2: Control Register 2

Bit	@Pup	Name	Description
7	1	PCI3	PCI3 Output Enable 0 = Disabled, 1 = Enabled
6	1	PCI2	PCI2 Output Enable 0 = Disabled, 1 = Enabled
5	1	RESERVED	RESERVED, Set = 1
4	1	RESERVED	RESERVED, Set = 1
3	1	PCI1	PCI1 Output Enable 0 = Disabled, 1 = Enabled
2	1	PCI0	PCI0 Output Enable 0 = Disabled, 1 = Enabled
1	1	PCIF1	PCIF2 Output Enable 0 = Disabled, 1 = Enabled
0	1	PCIF0	PCIF1 Output Enable 0 = Disabled, 1 = Enabled

Byte 3: Control Register 3

Bit	@Pup	Name	Description
7	0	SRC[T/C]4	Allow control of SRC[T/C]4 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
6	0	RESERVED	RESERVED, Set = 0
5	0	RESERVED	RESERVED, Set = 0
4	0	SRC[T/C]3	Allow control of SRC[T/C]3 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
3	0	SRC2_SATA	Allow control of SRC2_SATA with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
2	0	SRC[T/C]1	Allow control of SRC[T/C]1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
1	0	SRC[T/C]0	Allow control of SRC[T/C]1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
0	0	RESERVED	RESERVED, Set = 0



## Byte 4: Control Register 4

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED, Set = 0
6	0	DOT96[T/C]	DOT_PWRDWN Drive Mode 0 = Driven in PWRDWN, 1 = Tri-state
5	0	PCIF1	Allow control of PCIF2 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
4	0	PCIF0	Allow control of PCIF1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
3	0	RESERVED	RESERVED, Set = 0
2	1	RESERVED	RESERVED, Set = 1
1	1	RESERVED	RESERVED, Set = 1
0	1	RESERVED	RESERVED, Set = 1

### Byte 5: Control Register 5

Bit	@Pup	Name	Description
7	0	SRC[T/C][4:0]	SRC[T/C] Stop Drive Mode 0 = Driven when SW PCI_STP# asserted,1 = Tri-state when SW PCI_STP# asserted
6	0	RESERVED	RESERVED, Set = 0
5	0	RESERVED	RESERVED, Set = 0
4	0	RESERVED	RESERVED, Set = 0
3	0	SRC[T/C][4:0]	SRC[T/C] PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted
2	2 0 CPU[T/C]2_ITP		CPU[T/C]2_ITP PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted
1	0	CPU[T/C]1	CPU[T/C]1 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted
0	0	CPU[T/C]0	CPU[T/C]0 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted

## Byte 6: Control Register 6

Bit	@Pup	Name	Description	
7	0	RESERVED	RESERVED, Set = 0	
6	0		Test Clock Mode Entry Control 0 = Normal operation, 1 = Hi-Z mode	
5	1	REF1	REF1 Output Drive Strength 0 = Low, 1 = High	
4	1	REF0	REF0 Output Drive Strength 0 = Low, 1 = High	
3	1	PCIF, SRC, PCI	SW PCI_STP# Function 0=SW PCI_STP assert, 1= SW PCI_STP deassert When this bit is set to 0, all STOPPABLE PCI, PCIF, and SRC outputs will be stopped in a synchronous manner with no short pulses. When this bit is set to 1, all STOPPED PCI, PCIF, and SRC outputs will resume in a synchronous manner with no short pulses.	
2	Externally selected		FS_C. Reflects the value of the FS_C pin sampled on power-up 0 = FS_C was low during VTT_PWRGD# assertion	
1	Externally selected		FS_B. Reflects the value of the FS_B pin sampled on power-up 0 = FS_B was low during VTT_PWRGD# assertion	
0	Externally selected		FS_A. Reflects the value of the FS_A pin sampled on power-up 0 = FS_A was low during VTT_PWRGD# assertion	



Byte 7: Vendor ID

Bit	@Pup	Name	Description
7	0	Revision Code Bit 3	Revision Code Bit 3
6	0	Revision Code Bit 2	Revision Code Bit 2
5	0	Revision Code Bit 1	Revision Code Bit 1
4	1	Revision Code Bit 0	Revision Code Bit 0
3	1	Vendor ID Bit 3	Vendor ID Bit 3
2	0	Vendor ID Bit 2	Vendor ID Bit 2
1	0	Vendor ID Bit 1	Vendor ID Bit 1
0	0	Vendor ID Bit 0	Vendor ID Bit 0

**Table 5. Crystal Recommendations** 

Frequency (Fund)	Cut	Loading	Load Cap	Drive (max.)	Shunt Cap (max.)	Motional (max.)	Tolerance (max.)	Stability (max.)	Aging (max.)
14.31818 MHz	AT	Parallel	20 pF	0.1mW	5 pF	0.016 pF	50 ppm	50 ppm	5 ppm

### **Crystal Recommendations**

The CY28416 requires a **Parallel Resonance Crystal**. Substituting a series resonance crystal will cause the CY28416 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

### **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).

Figure 1 shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal, not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is **not true**.




Figure 1. Crystal Capacitive Clarification

### **Calculating Load Capacitors**

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.




Figure 2. Crystal Loading Example

As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This mean the total capacitance on each side of the crystal must be 2 times the specified load capacitance(CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors(Ce1,Ce2) should be calculated to provide equal capacitance loading on both sides.



Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

#### Load Capacitance (each side)

$$Ce = 2 * CL - (Cs + Ci)$$

#### Total Capacitance (as seen by the crystal)

CLe = 
$$\frac{1}{(\frac{1}{Ce1 + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2})}$$

CL	Crystal load capacitance
CLeusing standard value trim cap	Actual loading seen by crystal acitors
Ce	External trim capacitors
Cs	Stray capacitance (terraced)
Ci(lead frame, bond wires etc.)	Internal capacitance

#### PD (Power-down) Clarification

The VTT\_PWRGD# /PD pin is a dual function pin. During initial power-up, the pin functions as VTT\_PWRGD#. Once VTT\_PWRGD# has been sampled low by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active high input used to shut off all clocks cleanly prior to shutting off power to the device. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted high, all clocks need to be driven to a low value and held prior to turning off the VCOs and the crystal oscillator.

#### PD (Power-down)—Assertion

When PD is sampled high by two consecutive rising edges of CPUC, all single-ended outputs must be held low on their next high to low transition and differential clocks must held high or tri-stated (depending on the state of the control register drive mode bit) on the next diff clock# high to low transition. When the SMBus PD drive mode bit corresponding to the differential (CPU, SRC, and DOT) clock output of interest is programmed to '0', the clock output must be held with "Diff clock" pin driven high at 2 x Iref, and "Diff clock#" tristate. If the control register PD drive mode bit corresponding to the output of interest is programmed to "1", then both the "Diff clock" and the "Diff clock#" are tri-state. Note the example in Figure 3 shows CPUT = 133 MHz and PD drive mode = '1' for all differential outputs. This diagram and description is applicable to valid CPU frequencies 100, 133, 166, 200, 266, 333, and 400 MHz. In the event that PD mode is desired as the initial power-on state, PD must be asserted high in less than 10 µs after asserting VTT PWRGD#.

#### **PD Deassertion**

The power-up latency needs to be less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are output from the clock chip. All differential outputs stopped in a tristate condition resulting from power down must be driven high in less than 300 µs of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are to be enabled within a few clock cycles of each other. *Figure 4* is an example showing the relationship of clocks coming up. Unfortunately, we can not show all possible combinations, designers need to insure that from the first active clock output to the last takes no more than two full PCI clock cycles.




Figure 3. Power-down Assertion Timing Waveform






Figure 4. Power-down Deassertion Timing Waveform




Figure 5. VTT\_PWRGD# Timing Diagram




Figure 6. Clock Generator Power-up/Run State Diagram



## **Absolute Maximum Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
$V_{DD}$	Core Supply Voltage		-0.5	4.6	V
$V_{DD\_A}$	Analog Supply Voltage		-0.5	4.6	V
V <sub>IN</sub>	Input Voltage	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	VDC
T <sub>S</sub>	Temperature, Storage	Non-functional	-65	150	°C
T <sub>A</sub>	Temperature, Operating Ambient	Functional	0	70	°C
T <sub>J</sub>	Temperature, Junction	Functional	_	150	°C
$Ø_{JC}$	Dissipation, Junction to Case	Mil-Spec 883E Method 1012.1	-	15	°C/W
Ø <sub>JA</sub>	Dissipation, Junction to Ambient	JEDEC (JESD 51)	-	45	°C/W
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	-	V
UL-94	Flammability Rating	At 1/8 in.		V-0	
MSL	Moisture Sensitivity Level			1	

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

## **DC Electrical Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
VDD_A VDD_REF, VDD_PCI, VDD_3V66, VDD_48, VDD_CPU	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
$V_{ILI2C}$	Input Low Voltage	SDATA, SCLK	ı	1.0	V
V <sub>IHI2C</sub>	Input High Voltage	SDATA, SCLK	2.2	ı	V
$V_{IL\_FS}$	FS_[A:C] Input Low Voltage		0.7	$V_{DD} + 0.5$	V
$V_{IH\_FS}$	FS_[A:C] Input High Voltage		$V_{SS}-0.3$	0.35	V
$V_{IL}$	Input Low Voltage		$V_{SS}-0.5$	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>DD</sub> + 0.5	V
I <sub>IL</sub>	Input Low Leakage Current	Except internal pull-up resistors, 0 < V <sub>IN</sub> < V <sub>DD</sub>	-5		μА
I <sub>IH</sub>	Input High Leakage Current	Except internal pull-down resistors, $0 < V_{IN} < V_{DD}$		5	μА
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 1 mA	ı	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -1 \text{ mA}$	2.4	ı	V
$I_{OZ}$	High-impedance Output Current		-10	10	μА
C <sub>IN</sub>	Input Pin Capacitance		2	5	pF
C <sub>OUT</sub>	Output Pin Capacitance		3	6	pF
L <sub>IN</sub>	Pin Inductance		_	7	nΗ
V <sub>XIH</sub>	Xin High Voltage		0.7V <sub>DD</sub>	$V_{DD}$	V
V <sub>XIL</sub>	Xin Low Voltage		0	0.3V <sub>DD</sub>	V
I <sub>DD3.3V</sub>	Dynamic Supply Current	At max load and freq per Table 6 and Figure 7	-	400	mA
I <sub>PD3.3V</sub>	Power-down Supply Current	PD asserted, Outputs driven	-	70	mA
I <sub>PD3.3V</sub>	Power-down Supply Current	PD asserted, Outputs Tri-stated	_	2	mA



## **AC Electrical Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
Crystal					
T <sub>DC</sub>	XIN Duty Cycle	The device will operate reliably with input duty cycles up to 30/70 but the REF clock duty cycle will not be within specification	47.5	52.5	%
T <sub>PERIOD</sub>	XIN Period	When XIN is driven from an external clock source	69.841	71.0	ns
T <sub>R</sub> / T <sub>F</sub>	XIN Rise and Fall Times	Measured between 0.3V <sub>DD</sub> and 0.7V <sub>DD</sub>	_	10.0	ns
T <sub>CCJ</sub>	XIN Cycle to Cycle Jitter	As an average over 1-μs duration	_	500	ps
L <sub>ACC</sub>	Long-term Accuracy	Over 150 ms	_	300	ppm
CPU at 0.7	V			L	1
T <sub>DC</sub>	CPUT and CPUC Duty Cycle	Measured at crossing point V <sub>OX</sub>	45	55	%
T <sub>PERIOD</sub>	100-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	9.9970	10.003	ns
T <sub>PERIOD</sub>	133-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	7.4978	7.5023	ns
T <sub>PERIOD</sub>	166-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	5.9982	6.0018	ns
T <sub>PERIOD</sub>	200-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	4.9985	5.0015	ns
T <sub>PERIOD</sub>	266-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	3.7489	3.7511	ns
T <sub>PERIOD</sub>	333-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	2.9991	3.0009	ns
T <sub>PERIOD</sub>	400-MHz CPUT and CPUC Period	Measured at crossing point V <sub>OX</sub>	2.4993	2.5008	ns
T <sub>PERIODSS</sub>	100-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	9.9970	10.0533	ns
T <sub>PERIODSS</sub>	133-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	7.4978	7.5400	ns
T <sub>PERIODSS</sub>	166-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	5.9982	6.0320	ns
T <sub>PERIODSS</sub>	200-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	4.9985	5.0266	ns
	266-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	3.7489	3.7700	ns
	333-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	2.9991	3.0160	ns
T <sub>PERIODSS</sub>	400-MHz CPUT and CPUC Period, SSC	Measured at crossing point V <sub>OX</sub>	2.4993	2.5133	ns
T <sub>SKEW</sub>	Any CPUT/C to CPUT/C Clock Skew, SSC	Measured at crossing point V <sub>OX</sub>	_	100	ps
T <sub>CCJ</sub>	CPUT/C Cycle to Cycle Jitter	Measured at crossing point V <sub>OX</sub>	_	85	ps
T <sub>CCJ</sub>	CPU2/SRC4 Cycle to Cycle Jitter	Measured at crossing point V <sub>OX</sub>	_	125	ps
T <sub>R</sub> / T <sub>F</sub>	CPUT and CPUC Rise and Fall Times	Measured from $V_{OL} = 0.175$ to $V_{OH} = 0.525V$	175	700	ps
T <sub>RFM</sub>	Rise/Fall Matching	Determined as a fraction of $2*(T_R - T_F)/(T_R + T_F)$	_	20	%
$\Delta T_R$	Rise Time Variation		_	125	ps
$\Delta T_{F}$	Fall Time Variation		_	125	ps
$V_{HIGH}$	Voltage High	Math averages Figure 7	660	850	mv
$V_{LOW}$	Voltage Low	Math averages Figure 7	-150	_	mv
$V_{OX}$	Crossing Point Voltage at 0.7V Swing		250	550	mv
V <sub>OVS</sub>	Maximum Overshoot Voltage		_	V <sub>HIGH</sub> + 0.3	٧
V <sub>UDS</sub>	Minimum Undershoot Voltage		-0.3	_	V
$V_{RB}$	Ring Back Voltage	See Figure 7. Measure SE	_	0.2	V
SRC					
$T_{DC}$	SRCT and SRCC Duty Cycle	Measured at crossing point V <sub>OX</sub>	45	55	%
T <sub>PERIOD</sub>	100-MHz SRCT and SRCC Period	Measured at crossing point V <sub>OX</sub>	9.9970	10.003	ns
T <sub>PERIODSS</sub>	100-MHz SRCT and SRCC Period, SSC	Measured at crossing point V <sub>OX</sub>	9.9970	10.0533	ns
T <sub>SKEW</sub>	Any SRCT/C to SRCT/C Clock Skew	Measured at crossing point V <sub>OX</sub>	-	100	ps
T <sub>CCJ</sub>	SRCT/C Cycle to Cycle Jitter	Measured at crossing point V <sub>OX</sub>	-	125	ps



# AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
L <sub>ACC</sub>	SRCT/C Long Term Accuracy	Measured at crossing point V <sub>OX</sub>	_	300	ppm
T <sub>R</sub> / T <sub>F</sub>	SRCT and SRCC Rise and Fall Times	Measured from $V_{OL} = 0.175$ to $V_{OH} = 0.525V$	175	700	ps
T <sub>RFM</sub>	Rise/Fall Matching	Determined as a fraction of $2*(T_R - T_F)/(T_R + T_F)$	_	20	%
$\Delta T_{R}$	Rise Time Variation		_	125	ps
$\Delta T_{F}$	Fall Time Variation		_	125	ps
$V_{HIGH}$	Voltage High	Math averages Figure 7	660	850	mν
$V_{LOW}$	Voltage Low	Math averages Figure 7	-150	_	mν
$V_{OX}$	Crossing Point Voltage at 0.7V Swing		250	550	mV
V <sub>OVS</sub>	Maximum Overshoot Voltage		-	V <sub>HIGH</sub> + 0.3	V
$V_{UDS}$	Minimum Undershoot Voltage		-0.3	_	V
$V_{RB}$	Ring Back Voltage	See Figure 7. Measure SE	_	0.2	V
PCI/PCIF					
$T_{DC}$	PCI Duty Cycle	Measurement at 1.5V	45	55	%
T <sub>PERIOD</sub>	Spread Disabled PCIF/PCI Period	Measurement at 1.5V	29.9910	30.0090	ns
T <sub>PERIOD</sub>	Spread Enabled PCIF/PCI Period	Measurement at 1.5V	29.9910	30.1598	ns
T <sub>HIGH</sub>	PCIF and PCI high time	Measurement at 2.4V	12.0	_	ns
T <sub>LOW</sub>	PCIF and PCI low time	Measurement at 0.4V	12.0	_	ns
T <sub>R</sub> / T <sub>F</sub>	PCIF and PCI rise and fall times	Measured between 0.4V and 2.4V	0.5	2.0	ns
T <sub>SKEW</sub>	Any PCI clock to Any PCI clock Skew	Measurement at 1.5V	_	500	ps
T <sub>CCJ</sub>	PCIF and PCI Cycle to Cycle Jitter	Measurement at 1.5V	_	250	ps
DOT					
$T_{DC}$	DOT96T and DOT96C Duty Cycle	Measured at crossing point V <sub>OX</sub>	45	55	%
T <sub>PERIOD</sub>	DOT96T and DOT96C Period	Measured at crossing point V <sub>OX</sub>	10.4135	10.4198	ns
T <sub>CCJ</sub>	DOT96T/C Cycle to Cycle Jitter	Measured at crossing point V <sub>OX</sub>	ı	250	ps
L <sub>ACC</sub>	DOT96T/C Long Term Accuracy	Measured at crossing point V <sub>OX</sub>	ı	300	ppm
T <sub>R</sub> / T <sub>F</sub>	DOT96T and DOT96C Rise and Fall Times	Measured from $V_{OL}$ = 0.175 to $V_{OH}$ = 0.525V	175	700	ps
T <sub>RFM</sub>	Rise/Fall Matching	Determined as a fraction of $2*(T_R - T_F)/(T_R + T_F)$	_	20	%
$\Delta T_R$	Rise Time Variation		_	125	ps
$\Delta T_{F}$	Fall Time Variation		_	125	ps
$V_{HIGH}$	Voltage High	Math averages Figure 7	660	850	mv
$V_{LOW}$	Voltage Low	Math averages Figure 7	-150	-	mν
$V_{OX}$	Crossing Point Voltage at 0.7V Swing		250	550	mV
V <sub>OVS</sub>	Maximum Overshoot Voltage		1	V <sub>HIGH</sub> + 0.3	\ \
$V_{UDS}$	Minimum Undershoot Voltage		-0.3	_	V
$V_{RB}$	Ring Back Voltage	See Figure 7. Measure SE	_	0.2	V
USB					
T <sub>DC</sub>	Duty Cycle	Measurement at 1.5V	45	55	%
T <sub>PERIOD</sub>	Period	Measurement at 1.5V	20.8271	20.8396	ns
T <sub>HIGH</sub>	USB high time	Measurement at 2.4V	8.094	10.036	ns
T <sub>LOW</sub>	USB low time	Measurement at 0.4V	7.694	9.836	ns
T <sub>R</sub> / T <sub>F</sub>	Rise and Fall Times	Measured between 0.4V and 2.4V	1.0	2.0	ns
T <sub>CCJ</sub>	Cycle to Cycle Jitter	Measurement at 1.5V	_	350	ps



### AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
REF			•		
$T_{DC}$	REF Duty Cycle	Measurement at 1.5V	45	55	%
T <sub>PERIOD</sub>	REF Period	Measurement at 1.5V	69.8203	69.8622	ns
$T_R / T_F$	REF Rise and Fall Times	Measured between 0.4V and 2.4V	0.5	2.0	V/ns
T <sub>CCJ</sub>	REF Cycle to Cycle Jitter	Measurement at 1.5V	-	1000	ps
<b>ENABLE/D</b>	ISABLE and SETUP				
T <sub>STABLE</sub>	Clock Stabilization from Power-up		_	1.8	ms
T <sub>SS</sub>	Stopclock Set-up Time		10.0	_	ns
T <sub>SH</sub>	Stopclock Hold Time		0	-	ns

**Table 6. Maximum Lumped Capacitive Output Loads** 

Clock	Max Load	Unit
PCI Clocks	30	pF
48M Clock	20	pF
REF Clock	30	pF

### **Test and Measurement Set-up**

### For Differential CPU and SRC Output Signals

The following diagram shows lumped test load configurations for the differential Host Clock Outputs.




Figure 7. 0.7V Load Configuration




Figure 8. Lumped Load For Single-ended Output Signals (for AC Parameters Measurement)


### **Ordering Information**

Part Number	Package Type	Product Flow
Lead-free		
CY28416OXC	48-pin SSOP	Commercial, 0° to 70°C
CY28416OXCT	48-pin SSOP—Tape and Reel	Commercial, 0° to 70°C



## **Package Drawings and Dimensions**

#### 48-lead Shrunk Small Outline Package O48



Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.



# **Document History Page**

Document Title: CY28416 Next Generation FTG for Intel® Architecture Document #: 38-07657 Rev. *A					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	224420	See ECN	RGL/TUJ	New Data Sheet	
*A	318277	See ECN	RGL	Changed VTTPWRGD and PCIF0 pins from PU to PD	