

# 1:10 Clock Fanout Buffer


### **Features**

- Low-voltage operation
- V<sub>DD</sub> range from 2.5 V to 3.3 V
- 1:10 fanout
- Over voltage tolerant input hot swappable
- Drives either a 50-Ohm or 75-Ohm transmission line
- Low-input capacitance
- 250 ps typical output-to-output skew
- 19 ps typical DJ jitter
- Typical propagation delay < 3.5 ns
- High-speed operation > 500 MHz
- Industrial temperature range

### **Description**

The Cypress series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industry's fastest logic and buffers.

The Cypress CY2CC810 fanout buffer features one input and ten outputs. Designed for data communications clock management applications, the large fanout from a single input reduces loading on the input clock.





### Contents

Pin Description	3
Absolute Maximum Conditions	3
DC Electrical Characteristics	3
DC Electrical Characteristics	3
Capacitance	4
Power Supply Characteristics	4
High-frequency Parametrics	4
AC Switching Characteristics	5
AC Switching Characteristics	5
Parameter Measurement Information	5
Parameter Measurement Information	7

Ordering Information	9
Ordering Code Definitions	
Package Drawing and Dimensions	10
Document Conventions	<b>1</b> 1
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13



## **Pin Description**

Pin Number	Pin Name	Description		
1	IN	Input	LVCMOS	
2, 6, 10, 13, 17	GND	Ground	Power	
4, 8, 15, 20	$V_{DD}$	Power Supply	Power	
3, 5, 7, 9, 11, 12, 14, 16, 18, 19	Q1 Q10	Output	AVCMOS	

### **Absolute Maximum Conditions**[1, 2]

Parameter	Description	Min	Max	Unit
$V_{DD}$	V <sub>DD</sub> ground supply voltage	-0.5	4.6	V
V <sub>IN</sub>	Input supply voltage to ground potential	-0.5	5.8	V
V <sub>OUT</sub>	Output supply voltage to ground potential	-0.5	V <sub>DD</sub> +1	V
T <sub>S</sub>	Temperature, storage	-65	150	°C
T <sub>A</sub>	Temperature, operating ambient	-40	85	°C
	Power dissipation 0.75		5	W

## DC Electrical Characteristics @ 3.3 V (see Figure 5)

Parameter	Description	Conditions		Min	Тур.	Max	Unit
V <sub>OH</sub>	Output high voltage	$V_{DD} = Min, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -12 \text{ mA}$	2.3	3.3		V
V <sub>OL</sub>	Output low voltage	$V_{DD} = Min, V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 12 mA	_	0.2	0.5	V
V <sub>IH</sub>	Input high voltage	Guaranteed Logic High Level	_	2	_	5.8	V
V <sub>IL</sub>	Input low voltage	Guaranteed Logic Low Level	-	_	_	0.8	V
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = Max	V <sub>IN</sub> = 2.7 V	_	_	1	μА
I <sub>IL</sub>	Input low current	V <sub>DD</sub> = Max	$V_{IN} = 0.5 \text{ V}$	_	_	-1	μА
I <sub>I</sub>	Input high current	$V_{DD} = Max, V_{IN} = V_{DD}(Max)$	_	_	_	20	μА
V <sub>IK</sub>	Clamp diode voltage	$V_{DD} = Min, I_{IN} = -18 \text{ mA}$	_	_	-0.7	-1.2	V
I <sub>OK</sub>	Continuous clamp current	$V_{DD} = Max, V_{OUT} = GND$	_	_	_	-50	mA
O <sub>OFF</sub>	Power down disable	$V_{DD} = GND, V_{OUT} = < 4.5 V$	_	_	_	100	μА
V <sub>H</sub>	Input hysteresis	$V_{DD} = Min, V_{IN} = V_{IH} \text{ or } V_{IL}$	_	_	80		mV

# DC Electrical Characteristics @ 2.5 V (see Figure 1)

Parameter	Description	Conditions		Min	Тур.	Max	Unit
V <sub>OH</sub>	Output high voltage	$V_{DD} = Min, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -7 \text{ mA}$	1.8	_	_	V
			I <sub>OH</sub> = 12 mA	1.6	_	_	V
V <sub>OL</sub>	Output low voltage	$V_{DD} = Min, V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 12 mA		_	0.65	V
V <sub>IH</sub>	Input high voltage	Guaranteed Logic High Level	_	1.6	_	5.0	V
V <sub>IL</sub>	Input low voltage	Guaranteed Logic Low Level	_	_	_	0.8	V
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = Max	V <sub>IN</sub> = 2.4 bV	_	_	1	μΑ
I <sub>IL</sub>	Input low current	V <sub>DD</sub> = Max	V <sub>IN</sub> = 0.5 V	_	_	-1	μΑ
I <sub>I</sub>	Input high current	$V_{DD} = Max, V_{IN} = V_{DD}(Max)$	_	_	_	20	μΑ
V <sub>IK</sub>	Clamp diode voltage	$V_{DD} = Min, I_{IN} = -18 \text{ mA}$	_	_	-0.7	-1.2	V
I <sub>OK</sub>	Continuous clamp current	$V_{DD} = Max, V_{OUT} = GND$	_	_	_	-50	mA
O <sub>OFF</sub>	Power-down disable	$V_{DD} = GND, V_{OUT} = < 4.5 V$	_	_	_	100	μΑ
$V_{H}$	Input hysteresis	_	_	_	80	_	mV



## Capacitance

Parameter	Description	Test Conditions	Min	Тур.	Max	Unit
Cin	Input capacitance	$V_{IN} = 0 V$	1	2.5	-	pF
Cout	Output capacitance	V <sub>OUT</sub> = 0 V	-	6.5	_	pF

### Power Supply Characteristics (see Figure 5)

Parameter	Description	Test Conditions	Min	Тур.	Max	Unit
$\Delta_{ICC}$	Delta I <sub>CC</sub> quiescent power supply current	( $I_{DD}$ @ $V_{DD}$ = Max and $V_{IN}$ = $V_{DD}$ ) – ( $I_{DD}$ @ $V_{DD}$ = Max and $V_{IN}$ = $V_{DD}$ – 0.6 V)	-	-	50	μА
I <sub>CCD</sub>	Dynamic power supply current	V <sub>DD</sub> = Max Input toggling 50% Duty Cycle, Outputs Open	-		0.63	mA/ MHz
I <sub>C</sub>	Total power supply current	V <sub>DD</sub> = Max Input toggling 50% Duty Cycle, Outputs Open fL = 40 MHZ	_	_	25	mA
t <sub>PU</sub>	Power-up time for all V <sub>DD</sub> s	Power-up to reach minimum specified voltage (power ramp must be monotonic)	0.05	-	500	ms

## **High-frequency Parametrics**

Parameter	Description	Test Conditions		Min	Тур.	Max	Unit
DJ	Jitter, Deterministic	50% duty cycle t <sub>W</sub> (50–50) The "point to point load circuit"	2.5 V	_	23	35	ps
		Output Jitter – Input Jitter	3.3 V	_	19	30	ps
F <sub>max(3.3 V)</sub>	Maximum frequency V <sub>DD</sub> = 3.3 V	50% duty cycle t <sub>W</sub> (50–50) Standard Load Circuit.	See Figure 5	-	-	160	MHz
		50% duty cycle t <sub>W</sub> (50–50) The "point to point load circuit"	See Figure 7	-	-	650	
F <sub>max(2.5 V</sub>	Maximum frequency V <sub>DD</sub> = 2.5 V	The "point to point load circuit" $V_{IN} = 2.4 \text{ bV}/0.0 \text{ V } V_{OUT} = 1.7 \text{ V}/0.7 \text{ V}$	See Figure 7	-	-	200	MHz
F <sub>max(20)</sub>	Maximum frequency V <sub>DD</sub> = 3.3 V	20% duty cycle $t_W$ (20–80) The "point to point load circuit" $V_{IN} = 3.0 \text{ V}/0.0 \text{ V V}_{OUT} = 2.3 \text{ V}/0.4 \text{ bV}$	See Figure 7	-	-	250	MHz
	Maximum frequency V <sub>DD</sub> = 2.5 V	The "point to point load circuit" $V_{IN} = 2.4 \text{ bV}/0.0 \text{ V} V_{OUT} = 1.7 \text{ V}/0.7 \text{ V}$	See Figure 3	-	-	200	MHz
t <sub>W</sub>	Minimum pulse V <sub>DD</sub> = 3.3 V	The "point to point load circuit" $V_{IN} = 3.0 \text{ V/}0.0 \text{ V F} = 100 \text{ MHz}$ $V_{OUT} = 2.0 \text{ V/}0.8 \text{ V}$	See Figure 7	1	-	-	ns
	Minimum pulse V <sub>DD</sub> = 2.5 V	The "point to point load circuit" $V_{IN} = 2.4 \text{ bV}/0.0 \text{ V F} = 100 \text{ MHz}$ $V_{OUT} = 1.7 \text{ V}/0.7 \text{ V}$	See Figure 3	1	_	-	

Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.



## AC Switching Characteristics @ 3.3 V, $V_{DD}$ = 3.3 V ±5%, Temperature = -40 °C to +85°C

Parameter	Description			Тур.	Max	Unit
t <sub>PLH</sub>	Propagation delay – Low to High	See Figure 4	1.5	2.7	3.5	ns
t <sub>PHL</sub>	Propagation delay – High to Low		1.5	2.7	3.5	ns
t <sub>R</sub>	Output rise time	_	_	0.8		V/ns
t <sub>F</sub>	Output fall time	_	_	0.8		V/ns
t <sub>SK(0)</sub>	Output Skew: Skew between outputs of the same package (in phase)	See Figure 10	_	0.25	0.38	ns
t <sub>SK(p)</sub>	Pulse Skew: Skew between opposite transitions of the same output $(t_{PHL}-t_{PLH})$ .	See Figure 9	-	-	0.2	ns
t <sub>SK(t)</sub>	Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type.	See Figure 11	-	-	0.42	ns

## AC Switching Characteristics @ 2.5 V, $V_{DD}$ = 2.5 V ±5%, Temperature = -40 °C to +85 °C

Parameter	Description			Тур.	Max	Unit
t <sub>PLH</sub>	Propagation delay – Low to High	See Figure 4	1.5	2.0	3.5	ns
t <sub>PHL</sub>	Propagation delay – High to Low		1.5	2.0	3.5	ns
t <sub>R</sub>	Output rise time	_	_	8.0		V/ns
t <sub>F</sub>	Output fall time	_	_	0.8		V/ns
t <sub>SK(0)</sub>	Output Skew: Skew between outputs of the same package (in phase)	See Figure 10	_	0.25	0.38	ns
t <sub>SK(p)</sub>	Pulse Skew: Skew between opposite transitions of the same output $(t_{PHL}-t_{PLH})$ .	See Figure 9	-	-	0.4	ns
t <sub>SK(t)</sub>	Package Skew: Skew between outputs of different packages at the same power supply voltage, temperature and package type.	See Figure 11	_		0.65	ns

# Parameter Measurement Information: V<sub>DD</sub> @ 2.5 V

Figure 1. Load Circuit [3,4,5]





Figure 2. Voltage Waveforms Pulse Duration<sup>[6]</sup>



- 3.  $C_L$  includes probe and jig capacitance.
- All input pulses are supplied by generators having the following characteristics: PRR < 100 MHz,  $Z_0 = 50W$ ,  $t_R < 2.5$  nS,  $t_F < 2.5$  nS. The outputs are measured one at a time with one transition per measurement.
- 6. T<sub>PLH</sub> and T<sub>PHL</sub> are the same as t<sub>pd</sub>...



Figure 3. Point to Point Load Circuit[3,4,5]





Figure 4. Voltage WaveformsPropagation Delay Times<sup>[4]</sup>





## Parameter Measurement Information: V<sub>DD</sub> @ 3.3 V

Figure 5. Load Circuit [3,4,5]




Figure 6. Voltage Waveforms-Pulse Duration<sup>[6]</sup>




Figure 7. Point to Point Load Circuit<sup>[3,4,5]</sup>




Figure 8. Voltage Waveforms Propagation Delay Times<sup>[4]</sup>






Figure 9. Pulse Skew-tsk<sub>(p)</sub>




Figure 10. Output Skew-tsk<sub>(0)</sub>





Figure 11. Package Skew-tsk<sub>(t)</sub>




$$tsk_{(t)} = It_{PLH2} - t_{PLH1}I ort_{PHL2} - t_{PHL1}I$$



### **Ordering Information**

Part Number <sup>[7]</sup>	Package Type	Product Flow
Pb-free		
CY2CC810OXI	20-pin SSOP	Industrial, -40 °C to 85 °C
CY2CC810OXIT	20-pin SSOP-Tape and Reel	Industrial, -40 °C to 85 °C
CY2CC810OXI-1	20-pin SSOP	Industrial, -40 °C to 85 °C
CY2CC810OXI-1T	20-pin SSOP-Tape and Reel	Industrial, -40 °C to 85 °C

### **Ordering Code Definitions**




### Note

<sup>7.</sup> Devices with part numbers ending with -1 are identical to devices without the -1 suffix. There are no differences in specification.



## **Package Drawing and Dimensions**

Figure 12. 20-Pin (5.3-mm) Shrunk Small Outline Package O20





# Acronym

Acronym	Description			
CMOS	complementary metal oxide semiconductor			
DJ	Deterministic Jitter			
SSOP	shrunk small outline package			

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHZ	megahertz		
uA	microamperes		
mA	milliamperes		
ms	milliseconds		
ns	nanoseconds		
%	percent		
pF	picofarads		
ps	picoseconds		
V	volt		



# **Document History Page**

Document Title: CY2CC810 1:10 Clock Fanout Buffer Document #: 38-07056					
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change	
**	107081	06/07/01	IKA	Convert from IMI to Cypress	
*A	114315	05/09/02	TSM	Δ I <sub>DD</sub> Validation	
*B	119117	10/07/02	RGL	Added 5.8 as the Max value of $V_{IH}$ in the DC Electrical Characteristics @3.3 V table. Changed the Max value of $V_{IH}$ from 1.8 to 5.0 in the DC Electrical Characteristics @2.5 V table.	
*C	122743	12/14/02	RBI	Added power up requirements to maximum ratings information.	
*D	387761	See ECN	RGL	Added typical values Updated jitter and skew specs. Removed devices with SOIC package Added Lead-free SSOP package	
*E	499991	See ECN	RGL	Added tpu parameter in the Power Supply Characteristics table	
*F	2896073	03/19/10	CXQ	Updated package diagram Removed obsolete parts from ordering information table and added CY2CC810OXI-1, CY2CC810OXI-1T Removed reference to SOIC packages	
*G	3056154	10/08/2010	CXQ	Removed CY2CC810OXC and CY2CC810OXCT parts from Ordering Information.	
*H	3396159	10/10/2011	PURU	Added Contents Updated Description Updated Package Drawing and Dimensions Added Ordering Code Definitions, Acronym, and Units of Measure. The statement related to Variable impedance "AVCMOS-type outputs dynamically adjust for variable impedance matching and reduce noise overall" was removed.	



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.