

2-Mbit (128K x 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V – 2.25 V

■ Pin compatible with CY62137CV18

■ Ultra low standby power

Typical standby current: 1 μA

 $\hfill \square$ Maximum standby current: 5 μA

■ Ultra low active power

□ Typical active current: 1.6 mA @ f = 1 MHz

■ Ultra low standby power

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Byte power-down feature

 Available in a Pb-free 48-Ball Very fine ball grid package (VFBGA) package

Functional Description


The CY62137FV18 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This

is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (\overline{CE} HIGH or both \overline{BLE} and \overline{BHE} are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), both the Byte High Enable and the Byte Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or during an active write operation (\overline{CE} LOW and \overline{WE} LOW).

To write to the device, take Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. If Byte Low Enable $\overline{(BLE)}$ is LOW, then data from I/O pins $\overline{(I/O_0)}$ through I/O₇) is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{(A_0)}$. If Byte High Enable $\overline{(BHE)}$ is LOW, then data from I/O pins $\overline{(I/O_8)}$ through I/O₁₅) is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{(A_0)}$.

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from the memory appears on I/O₈ to I/O₁₅. See the "Truth Table" on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



CY62137FV18 MoBL®



Contents

Product Portfolio	3
Pin Configuration	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	

Truth Table	11
Ordering Information	12
Ordering Code Definition	12
Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
DCoC Colutions	16




Product Portfolio

			Power Dissipation							
Product	V _{CC} Range (V)		Speed (ns)	Operating I _{CC} (mA)				Standby I _{SB2} (μA)		
				f = 1	MHz	f = 1	max	Stariuby	ISB2 (μΑ)	
	Min	Typ ^[1]	Max		Typ ^[1]	Max	Typ ^[1]	Max	Typ ^[1]	Max
CY62137FV18LL	1.65	1.8	2.25	55	1.6	2.5	13	18	1	5

Pin Configuration

Figure 1. 48-Ball VFBGA Pinout [2, 3]



Notes

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 2. NC pins are not connected on the die.
- 3. Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to + 150 °C Ambient temperature with power applied-55 °C to + 125 °C Supply voltage to ground potential-0.2 V to + 2.45 V DC voltage applied to outputs in High Z State $^{[4,\ 5]}$-0.2 V to 2.45 V

DC Input Voltage [4, 5]	0.2 V to 2.45 V
Output Current into Outputs (LOW) .	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} [6]
CY62137FV18	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V

Electrical Characteristics

Over the Operating Range

Dawamatan	Description		55 ns			Unit	
Parameter	Description	Test Conditions	rest Conditions			Max	Ollit
V _{OH}	Output high voltage	I _{OH} = -0.1 mA		1.4	-	_	V
V _{OL}	Output low voltage	I _{OL} = 0.1 mA			_	0.2	V
V _{IH}	Input high voltage	V _{CC} =1.65 V to 2.25 V		1.4	-	V _{CC} + 0.2 V	V
V _{IL}	Input low voltage	V _{CC} =1.65 V to 2.25 V		-0.2	-	0.4	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		– 1	-	+1	μА
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, output disabled		-1	_	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	V _{CC(max)} = 2.25 V I _{OUT} = 0 mA CMOS levels	-	13	18	mA
		f = 1 MHz	V _{CC(max)} = 2.25 V	-	1.6	2.5	mA
I _{SB1} ^[8]	Automatic power down current–CMOS inputs			-	1	5	μА
I _{SB2} ^[8]	Automatic power down current–CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, or } (\overline{\text{BHE}} \text{ and } \overline{\text{BLE}})$ $\ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, or }$ $\text{V}_{\text{IN}} \le 0.2 \text{ V, f} = 0$	V _{CC(max)} = 2.25 V	-	1	5	μА

Capacitance

Parameter ^[9]	Description	Test Conditions		Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Notes

- 4. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 5. V_{IH(max)}=V_{CC}+0.5 V for pulse durations less than 20 ns.
 6. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C
 8. Chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 9. Tested initially and after any design or process changes that may affect these parameters




Thermal Resistance

Parameter ^[10]	Description	Test Conditions	VFBGA	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	°C / W
Θ _{JC}	Thermal resistance (Junction to case)		10	°C / W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	1.80 V	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Note

^{10.} Tested initially and after any design or process changes that may affect these parameters




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[11]	Max	Unit
V_{DR}	V _{CC} for data retention		1.0	_	_	V
I _{CCDR} [12]		$V_{CC} = 1.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}, \text{ or } (\overline{BHE} \text{ and } \overline{BLE})$ $\ge V_{CC} - 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	1	4	μА
t _{CDR} [13]	Chip deselect to data retention time		0	_	_	ns
t _R [14]	Operation recovery time		55	_	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform [15]



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 12. Chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 13. Tested initially and after any design or process changes that may affect these parameters

 14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs

 15. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter ^[16, 17]	Description	55	55 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		<u> </u>		•	
t _{RC}	Read cycle time	55	_	ns	
t _{AA}	Address to data valid	-	55	ns	
t _{OHA}	Data hold from address change	10	_	ns	
t _{ACE}	CE LOW to data valid	_	55	ns	
t _{DOE}	OE LOW to data valid	_	25	ns	
t _{LZOE}	OE LOW to low Z [18]	5	_	ns	
t _{HZOE}	OE HIGH to high Z [18, 19]	-	18	ns	
t _{LZCE}	CE LOW to low Z [18]	10	_	ns	
t _{HZCE}	CE HIGH to high Z [18, 19]	-	18	ns	
t _{PU}	CE LOW to power up	0	_	ns	
t _{PD}	CE HIGH to power down	_	55	ns	
t _{DBE}	BLE/BHE LOW to data valid	-	55	ns	
t _{LZBE}	BLE/BHE LOW to Low Z [18]	10	_	ns	
t _{HZBE}	BLE/BHE HIGH to High Z [18, 19]	-	18	ns	
Write Cycle [20]		·			
t _{WC}	Write cycle time	45	_	ns	
t _{SCE}	CE LOW to write end	35	_	ns	
t _{AW}	Address setup to write end	35	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35	_	ns	
t _{BW}	BLE/BHE LOW to write end	35	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to high Z [18, 19]	_	18	ns	
t _{LZWE}	WE HIGH to low Z [18]	10	_	ns	

^{16.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 5.

17. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.

^{18.} At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZOE} , t_{HZDE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.

^{19.} t_{HZOE}, t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the <u>outputs</u> enter <u>a high impedance</u> state
20. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 4. Read Cycle No.1 (Address Transition Controlled)^[21, 22]





Figure 5. Read Cycle No. 2 (OE Controlled)[22, 23]



Notes 21. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$. 22. WE is HIGH for read cycle.

^{23.} Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled)^[24, 25]





Figure 7. Write Cycle No. 2 (CE Controlled)[24, 25]



Notes

- 24. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

 25. If $\overline{\text{CE}}$ goes HIGH simultaneously with WE = V_{IH}, the output remains in a high impedance state.

 26. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled)^[27]





Figure 9. Write Cycle No. 4 ($\overline{\rm BHE/BLE}$ Controlled, $\overline{\rm OE}$ LOW) $^{[27]}$





Truth Table

CE	WE	OE	BHE	BLE	Inputs or Outputs	Mode	Power
Н	Х	Х	X ^[29]	X ^[29]	High Z	Deselect or power down	Standby (I _{SB})
X ^[29]	Х	Х	Н	Н	High Z	Deselect or power down	Standby (I _{SB})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output dsabled	Active (I _{CC})
L	Н	Η	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	X	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

Note
29. The 'X' (Don't care) state for the Chip enable ($\overline{\text{CE}}$) and Byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62137FV18LL-55BVXI	51-85150	48-Ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.


Ordering Code Definition






Package Diagram

Figure 10. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150





51-85150 *F



Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball grid array
TSOP	thin small outline package

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degrees Celsius	
μΑ	microamperes	
mA	milliampere	
MHz	megahertz	
ns	nanoseconds	
pF	picofarads	
V	volts	
Ω	ohms	
W	watts	



Document History Page

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	463660	See ECN	NXR	New datasheet
*A	469180	See ECN	NSI	Minor change: moved to external web
*B	569125	See ECN	NXR	Converted from preliminary to final Replaced 45 ns speed bin with 55 ns speed bin Changed the $I_{CC(max)}$ value from 2.25 mA to 2.5 mA for test condition f=1 MHz Changed the $I_{SB2(typ)}$ value from 0.5 μA to 1 μA Changed the $I_{SB2(max)}$ value from 2.5 μA to 5 μA Changed the $I_{CCDR(typ)}$ value from 0.5 μA to 1 μA and $I_{CCDR(max)}$ value from 2.5 μA to 4 μA
*C	869500	See ECN	VKN	Added footnote #12 related to t _{ACE}
*D	908120	See ECN	VKN	Added footnote #8 related to I_{SB2} and I_{CCDR} Made footnote #13 applicable to AC parameters from t_{ACE} Changed t_{WC} specification from 45 ns to 55 ns Changed t_{SCE} , t_{AW} , t_{PWE} , t_{BW} specification from 35 ns to 40 ns Changed t_{HZWE} specification from 18 ns to 20 ns
*E	1274728	See ECN	VKN/AESA	Changed t _{WC} specification from 55 ns to 45 ns Changed t _{SCE} , t _{AW} , t _{PWE} , t _{BW} specification from 40 ns to 35 ns Changed t _{HZWE} specification from 20 ns to 18 ns
*F	2943752	06/03/2010	VKN	Added Contents Added footnote related to Chip enable and Byte enables in Truth Table Updated Package Diagram Added Sales, Solutions, and Legal Information
*G	3055165	10/12/2010	RAME	Added Contents Added Acronyms and Units of Measure Update Package Diagram from *E to *F Added Ordering Code Definition details. Changed I _{SB1} /I _{SB2} /I _{CCDR} test conditions to reflect byte power down feature
*H	3061313	10/15/2010	RAME	Minor Changes: Corrected CE to CE and WE to WE in Figures 7 and 8



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-08030 Rev. *H

Revised October 15, 2010

Page 16 of 16