

# 2 Mbit (256K x 8) MoBL® Static RAM

#### **Features**

- Very high speed: 45 ns
  - □ Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62138CV30
- Ultra low standby power
  - Typical standby current: 1 μA
  - Maximum standby current: 7 μA
- Ultra low active power
  - □ Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Automatic power down when deselected
- Complementary metal oxide semiconducor (CMOS) for optimum speed and power
- Offered in Pb-free 36-ball ball grid array (BGA) package

#### **Functional Description**


The CY62138EV30<sup>[1]</sup> is a high performance CMOS static RAM organized as 256K words by eight bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption when deselected ( $\overline{\text{CE}}$  HIGH).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through  $I/O_7)$  is then written into the location specified on the address pins  $(A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are place<u>d in</u> a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).

## **Logic Block Diagram**



#### Note

<sup>1.</sup> For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on http://www.cypress.com.

# CY62138EV30 MoBL®



### **Contents**


| Pin Configuration              | 3 |
|--------------------------------|---|
| Product Portfolio              |   |
| Maximum Ratings                | 4 |
| Electrical Characteristics4    |   |
| Capacitance                    | 5 |
| Thermal Resistance             | 5 |
| Data Retention Characteristics | 5 |
| Data Retention Waveform        | 5 |
| Switching Characteristics      | 6 |
| Switching Waveforms            | 6 |

| Ordering Information                    | 9  |
|---|----|
| Ordering Code Definition                | 9  |
| Package Diagram                         | 10 |
| Acronyms                                | 10 |
| Document Conventions                    | 10 |
| Units of Measure                        | 10 |
| Document History Page                   | 11 |
| Sales, Solutions, and Legal Information | 12 |
| Worldwide Sales and Design Support      | 12 |
| Products                                | 12 |
| PSoC Solutions                          | 12 |
|   |    |



# Pin Configuration[2]

#### **FBGA Top View**



#### **Product Portfolio**

|               |                       | Power Dissipation  |           |      |                                |     |                    |  |                    |     |
|---------------|-----------------------|--------------------|-----------|------|--------------------------------|-----|--------------------|--|--------------------|-----|
| Product       | V <sub>CC</sub> Range |                    | (V) Speed |      | Operating I <sub>CC</sub> (mA) |     |                    | Standby L. (A)                           |                    |     |
| Product       |                       |                    |           | (ns) | f = 1 MHz f = f <sub>max</sub> |     | max                | – Standby I <sub>SB2</sub> (μ <b>A</b> ) |                    |     |
|               | Min                   | Typ <sup>[3]</sup> | Max       |      | Typ <sup>[3]</sup>             | Max | Typ <sup>[3]</sup> | Max                                      | Typ <sup>[3]</sup> | Max |
| CY62138EV30LL | 2.2                   | 3.0                | 3.6       | 45   | 2                              | 2.5 | 15                 | 20                                       | 1                  | 7   |

- NC pins are not connected on the die.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Ambient temperature with

power applied ...... 55 °C to +125 °C

Supply voltage to ground

potential......-0.3 V to V<sub>CC(MAX)</sub> + 0.3 V

DC voltage applied to outputs

in High Z state [4,5] .....-0.3 V to V<sub>CC(MAX)</sub> + 0.3 V

### DC input voltage<sup>[4,5]</sup>.....-0.3 V to $V_{CC(MAX)}$ + 0.3 V Output current into outputs (LOW) ...... 20 mA Static discharge voltage..... > 2001 V (per MIL-STD-883, Method 3015) Latch-up current ...... > 200 mA

| Product       | Range      | Ambient<br>Temperature | V <sub>CC<sup>[6]</sup></sub> |  |
|---------------|------------|------------------------|-------------------------------|--|
| CY62138EV30LL | Industrial | –40 °C to +85 °C       | 2.2 V to 3.6 V                |  |

#### Electrical Characteristics Over the Operating Range

| Doromotor            | Description   | Toot  | Test Conditions                           |      | CY62138EV30-45            |                        |      |  |
|----------------------|---|---|---|------|---------------------------|------------------------|------|--|
| Parameter            | Description   | iest  |   |      | <b>Typ</b> <sup>[7]</sup> | Max                    | Unit |  |
| V <sub>OH</sub>      | Output HIGH voltage                                 | $I_{OH} = -0.1 \text{ mA}$  | V <sub>CC</sub> = 2.20 V                  | 2.0  | -                         | -                      | V    |  |
|                      |   | I <sub>OH</sub> = -1.0 mA   | V <sub>CC</sub> = 2.70 V                  | 2.4  | -                         | -                      | V    |  |
| V <sub>OL</sub>      | Output LOW voltage                                  | I <sub>OL</sub> = 0.1 mA  | V <sub>CC</sub> = 2.20 V                  | _    | -                         | 0.4                    | V    |  |
|                      |   | I <sub>OL</sub> = 2.1 mA  | V <sub>CC</sub> = 2.70 V                  | _    | -                         | 0.4                    | V    |  |
| V <sub>IH</sub>      | Input HIGH voltage                                  | $V_{CC} = 2.2 \text{ V to}$   | 2.7 V                                     | 1.8  | -                         | V <sub>CC</sub> + 0.3V | V    |  |
|                      |   | V <sub>CC</sub> = 2.7 V to  | 3.6 V                                     | 2.2  | _                         | V <sub>CC</sub> + 0.3V | V    |  |
| $V_{IL}$             | Input LOW voltage                                   | $V_{CC} = 2.2 \text{ V to}$   | 2.7 V                                     | -0.3 | -                         | 0.6                    | ٧    |  |
|                      |   | V <sub>CC</sub> = 2.7 V to 3  | V <sub>CC</sub> = 2.7 V to 3.6 V          |      | _                         | 0.8                    | V    |  |
| I <sub>IX</sub>      | Input leakage current                               | $GND \leq V_1 \leq V_C$   | SC  | -1   | _                         | +1                     | μΑ   |  |
| I <sub>OZ</sub>      | Output leakage current                              | GND ≤ V <sub>O</sub> ≤ V <sub>O</sub><br>Output disable   | g<br>CC,                                  | -1   | _                         | +1                     | μА   |  |
| I <sub>CC</sub>      | V <sub>CC</sub> Operating supply                    | $f = f_{max} = 1/t_{RC}$  | V <sub>CC</sub> = V <sub>CCmax</sub>      | _    | 15                        | 20                     | mA   |  |
|                      | current   | f = 1 MHz   | I <sub>OUT</sub> = 0 mA<br>CMOS levels    | _    | 2                         | 2.5                    | mA   |  |
| I <sub>SB1</sub> [8] | Automatic CE power<br>down current — CMOS<br>inputs | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} \le 0.2 \text{ V}), \text{ f} = \text{f}_{\text{max}} \text{ (Address and data only), f} = 0 \text{ (OE, and WE),} \\ \text{V}_{\text{CC}} = 3.60 \text{ V}$ |   | -    | 1                         | 7                      | μА   |  |
| I <sub>SB2</sub> [8] | Automatic CE power<br>down current — CMOS<br>inputs | $\overline{CE} \ge V_{CC} - 0.2$<br>$V_{IN} \ge V_{CC} - 0.2$<br>$f = 0, V_{CC} = 3.6$  | 2 V or V <sub>IN</sub> <u>&lt;</u> 0.2 V, | -    | 1                         | 7                      | μΑ   |  |

- 4. V<sub>IL(min.)</sub> = -2.0 V for pulse durations less than 20 ns.
  5. V<sub>IH(max)</sub> = V<sub>CC</sub>+0.75 V for pulse durations less than 20 ns.
- Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min.) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C
- 8. Chip enable (CE) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.




#### Capacitance

| Parameter <sup>[9]</sup> | Description        | Test Conditions                                | Max | Unit |
|--------------------------|--------------------|--|-----|------|
| C <sub>IN</sub>          | Input capacitance  | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$ | 10  | pF   |
| C <sub>OUT</sub>         | Output capacitance | $V_{CC} = V_{CC(typ.)}$                        | 10  | pF   |

#### **Thermal Resistance**

| Parameter <sup>[9]</sup> | Description                              | Test Conditions   | BGA  | Unit   |
|--------------------------|--|---|------|--------|
| $\Theta_{JA}$            | Thermal resistance (junction to ambient) | Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | 72   | °C / W |
| Θ <sub>JC</sub>          | Thermal resistance (junction to case)    |   | 8.86 | °C / W |

Figure 1. AC Test Loads and Waveforms




| Parameters      | 2.50 V | 3.0 V | Unit |
|-----------------|--------|-------|------|
| R1              | 16667  | 1103  | Ω    |
| R2              | 15385  | 1554  | Ω    |
| R <sub>TH</sub> | 8000   | 645   | Ω    |
| V <sub>TH</sub> | 1.20   | 1.75  | V    |

#### Data Retention Characteristics (Over the Operating Range)

| Parameter                      | Description                          | Conditions   | Min | <b>Typ</b> <sup>[10]</sup> | Max | Unit |
|--------------------------------|--------------------------------------|--|-----|----------------------------|-----|------|
| $V_{DR}$                       | V <sub>CC</sub> for data retention   |  | 1   | _                          | _   | V    |
| I <sub>CCDR</sub> [11]         | Data retention current               | $V_{CC} = 1V, \overline{CE} \ge V_{CC} - 0.2 V,$<br>$V_{IN} \ge V_{CC} - 0.2 V \text{ or } V_{IN} \le 0.2 V$ | _   | 0.8                        | 3   | μА   |
| t <sub>CDR</sub> [9]           | Chip deselect to data retention time |  | 0   | _                          | _   | ns   |
| t <sub>R</sub> <sup>[12]</sup> | Operation recovery time              |  | 45  | ı                          | ı   | ns   |

#### **Data Retention Waveform**



#### Notes

- 9. Tested initially and after any design or process changes that may affect these parameters.
- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C
- 11. Chip enable  $\overline{(CE)}$  must be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  specification. Other inputs can be left floating.
- 12. Full device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \,\mu s$  or stable at  $V_{CC(min.)} \ge 100 \,\mu s$ .




#### **Switching Characteristics**

Over the Operating Range

| D 4[12]                     | December 1                           | 45  | 5 ns | 11!4 |
|-----------------------------|--------------------------------------|-----|------|------|
| Parameter <sup>[13]</sup>   | Description                          | Min | Max  | Unit |
| Read Cycle                  |                                      | 1   |      |      |
| t <sub>RC</sub>             | Read cycle time                      | 45  | _    | ns   |
| t <sub>AA</sub>             | Address to data valid                | _   | 45   | ns   |
| t <sub>OHA</sub>            | Data hold from address change        | 10  | _    | ns   |
| t <sub>ACE</sub>            | CE LOW to data valid                 | _   | 45   | ns   |
| t <sub>DOE</sub>            | OE LOW to data valid                 | _   | 22   | ns   |
| t <sub>LZOE</sub>           | OE LOW to Low Z <sup>[14]</sup>      | 5   | _    | ns   |
| t <sub>HZOE</sub>           | OE HIGH to High Z <sup>[14,15]</sup> | _   | 18   | ns   |
| t <sub>LZCE</sub>           | CE LOW to Low Z <sup>[14]</sup>      | 10  | _    | ns   |
| t <sub>HZCE</sub>           | CE HIGH to High Z[14,15]             | _   | 18   | ns   |
| t <sub>PU</sub>             | CE LOW to power-up                   | 0   | _    | ns   |
| t <sub>PD</sub>             | CE HIGH to power-up                  | _   | 45   | ns   |
| Write Cycle <sup>[16]</sup> |                                      |     |      | •    |
| t <sub>WC</sub>             | Write cycle time                     | 45  | _    | ns   |
| t <sub>SCE</sub>            | CE LOW to write end                  | 35  | _    | ns   |
| t <sub>AW</sub>             | Address setup to write end           | 35  | _    | ns   |
| t <sub>HA</sub>             | Address hold from write end          | 0   | _    | ns   |
| t <sub>SA</sub>             | Address setup to write start         | 0   | _    | ns   |
| t <sub>PWE</sub>            | WE pulse width                       | 35  | _    | ns   |
| t <sub>SD</sub>             | Data setup to write end              |     | _    | ns   |
| $t_{HD}$                    | Data hold from write end             |     | _    | ns   |
| t <sub>HZWE</sub>           | WE LOW to High Z <sup>[14,15]</sup>  | _   | 18   | ns   |
| t <sub>LZWE</sub>           | WE HIGH to Low Z <sup>[14]</sup>     | 10  | _    | ns   |

### **Switching Waveforms**

Figure 2. Read Cycle No. 1: Address Transition Controlled [17, 18]



- 13. Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in AC Test Loads and Waveforms.
  14. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
  15. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.
  16. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

- 17. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 18. WE is HIGH for read cycle.



#### Switching Waveforms (continued)

Figure 3. Read Cycle No. 2: OE Controlled [19, 20]





Figure 4. Write Cycle No. 1: WE Controlled [21, 23]



- 19. WE is HIGH for read cycle.
- 20. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.

- 21. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

  22. During this period, the I/Os are in output state and input signals should not be applied.

  23. If  $\overline{OE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.



#### Switching Waveforms (continued)

Figure 5. Write Cycle No. 2 CE Controlled [24, 25]





Figure 6. Write Cycle No. 3: WE Controlled, OE LOW [25]



#### **Truth Table**

| CE                | WE | OE | Inputs/Outputs                                 | Mode                | Power                      |
|-------------------|----|----|--|---------------------|----------------------------|
| H <sup>[27]</sup> | Х  | Х  | High Z   | Deselect/power-down | Standby (I <sub>SB</sub> ) |
| L                 | Н  | L  | Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ) | Read                | Active (I <sub>CC</sub> )  |
| L                 | Н  | Н  | High Z   | Output disabled     | Active (I <sub>CC</sub> )  |
| L                 | L  | Х  | Data in (I/O <sub>0</sub> –I/O <sub>7</sub> )  | Write               | Active (I <sub>CC</sub> )  |


- 24. Data I/O is high impedance if  $\overline{OE} = V_{|\underline{H}|}$ 25. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
  26. During this period, the I/Os are in output state and input signals should not be applied.
  27. Chip enable ( $\overline{CE}$ ) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.



# **Ordering Information**

| Spee<br>(ns) | Ordering Code        | Package<br>Diagram | Package Type   | Operating<br>Range |
|--------------|----------------------|--------------------|--|--------------------|
| 45           | CY62138EV30LL-45BVXI | 51-85149           | 36-Ball Very Fine Pitch BGA (6 mm × 8 mm × 1 mm) (Pb-free) | Industrial         |


# **Ordering Code Definition**






# **Package Diagram**

Figure 7. 36-Ball VFBGA (6 x 8 x 1 mm) (51-85149)





51-85149-\*D

## **Acronyms**

| Acronym | Description                             |  |
|---------|---|--|
| CMOS    | complementary metal oxide semiconductor |  |
| I/O     | input/output                            |  |
| SRAM    | static random access memory             |  |
| VFBGA   | very fine ball gird array               |  |
| TSOP    | thin small outline package              |  |

#### **Document Conventions**

#### **Units of Measure**

| Symbol | Unit of Measure |  |  |
|--------|-----------------|--|--|
| °C     | degrees Celsius |  |  |
| μΑ     | microamperes    |  |  |
| mA     | milliampere     |  |  |
| MHz    | megahertz       |  |  |
| ns     | nanoseconds     |  |  |
| pF     | picofarads      |  |  |
| V      | volts           |  |  |
| Ω      | ohms            |  |  |
| W      | watts           |  |  |



# **Document History Page**

| Rev. | ECN No. | Orig. of<br>Change | Submission<br>Date | Description of Change  |
|------|---------|--------------------|--------------------|--|
| **   | 237432  | AJU                | See ECN            | New data sheet   |
| *A   | 427817  | NXR                | See ECN            | Removed 35 ns Speed Bin Removed "L" version Removed 32-pin TSOPII package from product Offering. Changed ball C3 from DNU to NC. Removed the redundant footnote on DNU. Moved Product Portfolio from Page # 3 to Page #2. Changed $I_{CC}$ (Max) value from 2 mA to 2.5 mA and $I_{CC}$ (Typ) value from 1.5 mA to 2 mA at f = 1 MHz Changed $I_{CC}$ (Typ) value from 12 mA to 15 mA at f = $f_{max}$ =1/ $t_{RC}$ Changed $I_{SB1}$ and $I_{SB2}$ Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values from 2.5 $\mu$ A to 7 $\mu$ A. Changed V $_{CC}$ stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed the AC test load capacitance from 50pF to 30pF on Page# 4. Changed $I_{CCDR}$ from 1.5V to 1V on Page# 4. Changed $I_{CCDR}$ from 1 $\mu$ A to 3 $\mu$ A in the Data Retention Characteristics table on Page # 4. Corrected $I_{R}$ in Data Retention Characteristics from 100 $\mu$ s to $I_{RC}$ ns Changed $I_{CDR}$ from 3 ns to 5 ns Changed $I_{CDE}$ from 3 ns to 5 ns Changed $I_{CDE}$ from 20 ns to 25 ns Changed $I_{CDE}$ from 20 ns to 25 ns Changed $I_{CDE}$ from 25 ns to 35 ns Updated the Ordering Information table and replaced Package Name column with Package Diagram. |
| *B   | 2604685 | VKN/PYRS           | 11/12/08           | Added footnote 7 related to I <sub>SB2</sub> and I <sub>CCDR</sub>   |
| *C   | 3143896 | RAME               | 01/17/2011         | Updated Datasheet as per new template Added Ordering Code Definition Added Acronyms and Units of Measure table Converted all tablenotes to Footnote Updated Package Diagram 51-85149 from *C to *D   |



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05577 Rev. \*C

Revised January 17, 2011

Page 12 of 12