

Features

- Very high speed: 45 ns
 - Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62138CV30
- Ultra low standby power
 - Typical standby current: 1 μ A
 - Maximum standby current: 7 μ A
- Ultra low active power
 - Typical active current: 2 mA at $f = 1$ MHz
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Offered in Pb-free 36-ball ball grid array (BGA) package

Functional Description


The CY62138EV30^[1] is a high performance CMOS static RAM organized as 256K words by eight bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption when deselected (\overline{CE} HIGH).

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{18}).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins (I/O_0 through I/O_7) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW and \overline{WE} LOW).

Logic Block Diagram



Note


1. For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on <http://www.cypress.com>.

Contents

Pin Configuration	3	Ordering Information	9
Product Portfolio	3	Ordering Code Definition	9
Maximum Ratings	4	Package Diagram	10
Electrical Characteristics4.....	4	Acronyms	10
Capacitance	5	Document Conventions	10
Thermal Resistance	5	Units of Measure	10
Data Retention Characteristics	5	Document History Page	11
Data Retention Waveform	5	Sales, Solutions, and Legal Information	12
Switching Characteristics	6	Worldwide Sales and Design Support	12
Switching Waveforms	6	Products	12
		PSoC Solutions	12

Pin Configuration^[2]

FBGA
Top View



Product Portfolio

Product	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
					Operating I _{CC} (mA)				Standby I _{SB2} (μA)	
	f = 1 MHz		f = f _{max}							
	Min	Typ ^[3]	Max		Typ ^[3]	Max	Typ ^[3]	Max	Typ ^[3]	Max
CY62138EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

Notes

- NC pins are not connected on the die.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C.

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature..... -65 °C to +150 °C

Ambient temperature with power applied 55 °C to +125 °C

Supply voltage to ground potential -0.3 V to $V_{CC(MAX)}$ + 0.3 V

DC voltage applied to outputs in High Z state^[4,5] -0.3 V to $V_{CC(MAX)}$ + 0.3 V

DC input voltage^[4,5] -0.3 V to $V_{CC(MAX)}$ + 0.3 V

Output current into outputs (LOW) 20 mA

Static discharge voltage..... > 2001 V (per MIL-STD-883, Method 3015)

Latch-up current > 200 mA

Product	Range	Ambient Temperature	$V_{CC}^{[6]}$
CY62138EV30LL	Industrial	-40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62138EV30-45			Unit
			Min	Typ ^[7]	Max	
V_{OH}	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$ $V_{CC} = 2.20 \text{ V}$	2.0	—	—	V
		$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = 2.70 \text{ V}$	2.4	—	—	V
V_{OL}	Output LOW voltage	$I_{OL} = 0.1 \text{ mA}$ $V_{CC} = 2.20 \text{ V}$	—	—	0.4	V
		$I_{OL} = 2.1 \text{ mA}$ $V_{CC} = 2.70 \text{ V}$	—	—	0.4	V
V_{IH}	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	1.8	—	$V_{CC} + 0.3\text{V}$	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.2	—	$V_{CC} + 0.3\text{V}$	V
V_{IL}	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	-0.3	—	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-0.3	—	0.8	V
I_{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	—	+1	μA
I_{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, Output disabled	-1	—	+1	μA
I_{CC}	V_{CC} Operating supply current	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CCmax}$ $I_{OUT} = 0 \text{ mA}$ CMOS levels	—	15	20	mA
		$f = 1 \text{ MHz}$	—	2	2.5	mA
$I_{SB1}^{[8]}$	Automatic CE power down current — CMOS inputs	$\overline{CE} \geq V_{CC} - 0.2 \text{ V}$, $V_{IN} \geq V_{CC} - 0.2 \text{ V}$, $V_{IN} \leq 0.2 \text{ V}$, $f = f_{max}$ (Address and data only), $f = 0$ (OE, and WE), $V_{CC} = 3.60 \text{ V}$	—	1	7	μA
$I_{SB2}^{[8]}$	Automatic CE power down current — CMOS inputs	$\overline{CE} \geq V_{CC} - 0.2 \text{ V}$, $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$, $f = 0$, $V_{CC} = 3.60 \text{ V}$	—	1	7	μA

Notes

- $V_{IL(min.)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.
- $V_{IH(max.)} = V_{CC} + 0.75 \text{ V}$ for pulse durations less than 20 ns.
- Full device AC operation assumes a 100 μs ramp time from 0 to $V_{CC(min.)}$ and 200 μs wait time after V_{CC} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25 \text{ °C}$
- Chip enable (\overline{CE}) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.


Capacitance

Parameter ^[9]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC(\text{typ.})}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[9]	Description	Test Conditions	BGA	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	72	$^\circ\text{C} / \text{W}$
Θ_{JC}	Thermal resistance (junction to case)		8.86	$^\circ\text{C} / \text{W}$

Figure 1. AC Test Loads and Waveforms




Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R_{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ ^[10]	Max	Unit
V_{DR}	V_{CC} for data retention		1	—	—	V
$I_{CCDR}^{[11]}$	Data retention current	$V_{CC} = 1\text{ V}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	—	0.8	3	μA
$t_{CDR}^{[9]}$	Chip deselect to data retention time		0	—	—	ns
$t_R^{[12]}$	Operation recovery time		45	—	—	ns

Data Retention Waveform



Notes

9. Tested initially and after any design or process changes that may affect these parameters.

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(\text{typ.})}$, $T_A = 25^\circ\text{C}$.

11. Chip enable (\overline{CE}) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.

12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(\text{min.})} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(\text{min.})} \geq 100\text{ }\mu\text{s}$.


Switching Characteristics

Over the Operating Range

Parameter ^[13]	Description	45 ns		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read cycle time	45	–	ns
t _{AA}	Address to data valid	–	45	ns
t _{OHA}	Data hold from address change	10	–	ns
t _{ACE}	$\overline{\text{CE}}$ LOW to data valid	–	45	ns
t _{DOE}	$\overline{\text{OE}}$ LOW to data valid	–	22	ns
t _{LZOE}	$\overline{\text{OE}}$ LOW to Low Z ^[14]	5	–	ns
t _{HZOE}	$\overline{\text{OE}}$ HIGH to High Z ^[14,15]	–	18	ns
t _{LZCE}	$\overline{\text{CE}}$ LOW to Low Z ^[14]	10	–	ns
t _{HZCE}	$\overline{\text{CE}}$ HIGH to High Z ^[14,15]	–	18	ns
t _{PU}	$\overline{\text{CE}}$ LOW to power-up	0	–	ns
t _{PD}	$\overline{\text{CE}}$ HIGH to power-up	–	45	ns
Write Cycle ^[16]				
t _{WC}	Write cycle time	45	–	ns
t _{SCE}	$\overline{\text{CE}}$ LOW to write end	35	–	ns
t _{AW}	Address setup to write end	35	–	ns
t _{HA}	Address hold from write end	0	–	ns
t _{SA}	Address setup to write start	0	–	ns
t _{PWE}	$\overline{\text{WE}}$ pulse width	35	–	ns
t _{SD}	Data setup to write end	25	–	ns
t _{HD}	Data hold from write end	0	–	ns
t _{HZWE}	$\overline{\text{WE}}$ LOW to High Z ^[14,15]	–	18	ns
t _{LZWE}	$\overline{\text{WE}}$ HIGH to Low Z ^[14]	10	–	ns

Switching Waveforms

Figure 2. Read Cycle No. 1: Address Transition Controlled ^[17, 18]



Notes

13. Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in [AC Test Loads and Waveforms](#).
14. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
15. t_{HZOE} , t_{HZCE} , and t_{HZWE} transitions are measured when the output enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
17. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
18. \overline{WE} is HIGH for read cycle.

Switching Waveforms (continued)

Figure 3. Read Cycle No. 2: $\overline{\text{OE}}$ Controlled [19, 20]





Figure 4. Write Cycle No. 1: $\overline{\text{WE}}$ Controlled [21, 23]



Notes

19. $\overline{\text{WE}}$ is HIGH for read cycle.
20. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
21. Data I/O is high impedance if $\overline{\text{OE}} = V_{\text{IH}}$.
22. During this period, the I/Os are in output state and input signals should not be applied.
23. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.

Switching Waveforms (continued)

Figure 5. Write Cycle No. 2 $\overline{\text{CE}}$ Controlled [24, 25]





Figure 6. Write Cycle No. 3 : $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW [25]



Truth Table

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode	Power
H ^[27]	X	X	High Z	Deselect/power-down	Standby (I_{SB})
L	H	L	Data out (I/O_0 – I/O_7)	Read	Active (I_{CC})
L	H	H	High Z	Output disabled	Active (I_{CC})
L	L	X	Data in (I/O_0 – I/O_7)	Write	Active (I_{CC})

Notes

24. Data I/O is high impedance if $\overline{\text{OE}} = V_{\text{IH}}$.

25. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.


26. During this period, the I/Os are in output state and input signals should not be applied.

27. Chip enable ($\overline{\text{CE}}$) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62138EV30LL-45BVXI	51-85149	36-Ball Very Fine Pitch BGA (6 mm × 8 mm × 1 mm) (Pb-free)	Industrial

Ordering Code Definition



Package Diagram

Figure 7. 36-Ball VFBGA (6 x 8 x 1 mm) (51-85149)



51-85149-*D

Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
VFBGA	very fine ball grid array
TSOP	thin small outline package

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
μA	microamperes
mA	milliampere
MHz	megahertz
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts

Document History Page

Document Title: CY62138EV30 MoBL® 2 Mbit (256K x 8) MoBL® Static RAM Document Number: 38-05577				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	237432	AJU	See ECN	New data sheet
*A	427817	NXR	See ECN	<p>Removed 35 ns Speed Bin</p> <p>Removed "L" version</p> <p>Removed 32-pin TSOPII package from product Offering.</p> <p>Changed ball C3 from DNU to NC.</p> <p>Removed the redundant footnote on DNU.</p> <p>Moved Product Portfolio from Page # 3 to Page #2.</p> <p>Changed I_{CC} (Max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 mA to 2 mA at f = 1 MHz</p> <p>Changed I_{CC} (Typ) value from 12 mA to 15 mA at f = f_{max}=1/t_{RC}</p> <p>Changed I_{SB1} and I_{SB2} Typ. values from 0.7 µA to 1 µA and Max. values from 2.5 µA to 7 µA.</p> <p>Changed V_{CC} stabilization time in footnote #7 from 100 µs to 200 µs</p> <p>Changed the AC test load capacitance from 50pF to 30pF on Page# 4</p> <p>Changed V_{DR} from 1.5V to 1V on Page# 4.</p> <p>Changed I_{CCDR} from 1 µA to 3 µA in the Data Retention Characteristics table on Page # 4.</p> <p>Corrected t_R in Data Retention Characteristics from 100 µs to t_{RC} ns</p> <p>Changed t_{OHA}, t_{LZCE}, t_{LZWE} from 6 ns to 10 ns</p> <p>Changed t_{HZOE}, t_{HZCE}, t_{HZWE} from 15 ns to 18 ns</p> <p>Changed t_{LZOE} from 3 ns to 5 ns</p> <p>Changed t_{SCE} and t_{AW} from 40 ns to 35 ns</p> <p>Changed t_{SD} from 20 ns to 25 ns</p> <p>Changed t_{PWE} from 25 ns to 35 ns</p> <p>Updated the Ordering Information table and replaced Package Name column with Package Diagram.</p>
*B	2604685	VKN/PYRS	11/12/08	Added footnote 7 related to I _{SB2} and I _{CCDR}
*C	3143896	RAME	01/17/2011	<p>Updated Datasheet as per new template</p> <p>Added Ordering Code Definition</p> <p>Added Acronyms and Units of Measure table</p> <p>Converted all tablenotes to Footnote</p> <p>Updated Package Diagram 51-85149 from *C to *D</p>

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.