

8-Mbit (512K × 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V-2.25 V

■ Pin compatible with CY62157DV18 and CY62157DV20

■ Ultra low standby power

□ Typical Standby current: 2 μA □ Maximum Standby current: 8 μA

■ Ultra low active power

□ Typical active current: 6 mA at f = 1 MHz

■ Easy memory expansion with $\overline{\text{CE}}_1$, CE_2 and $\overline{\text{OE}}$ features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package

Functional Description

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. The device can also be put into standby mode when deselected (CE_1 HIGH or CE_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input and output pins (I/O_0 through I/O_{15}) are placed in a high impedance state when:

- Deselected (CE₁ HIGH or CE₂ LOW)
- Outputs are disabled (OE HIGH)
- <u>Both Byte High Enable and Byte Low Enable are disabled</u> (BHE, BLE HIGH) or
- Write operation is active (CE₁ LOW, CE₂ HIGH and WE LOW).

Write to the device by taking Chip Enables ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) and Write Enable (WE) input LOW. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₈).

Read from the device by taking Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Product Portfolio

							Power D	issipation)		
Duaduat	V _{CC} Range (V)			Speed	Operating I _{CC} , (mA)			Standby, I _{SB2} (μA)			
Product			Product		(ns)	f = 1MHz		f = f _{max}		- Otanuby, ISB2 (μΑ)	
	Min	Typ ^[1]	Max		Typ [1]	Max	Typ ^[1]	Max	Typ ^[1]	Max	
CY62157EV18	1.65	1.8	2.25	55	6	7	18	25	2	8	

Note


Cypress Semiconductor Corporation
Document Number: 38-05490 Rev. *M

Revised February 28, 2020

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Logic Block Diagram



CY62157EV18 MoBL



Contents


Pin Configuration	
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	5
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagram	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



Pin Configuration

Figure 1. 48-ball VFBGA pinout (Top View) [2]



Note

2. NC pins are not connected on the die.



Maximum Ratings

in High-Z state $^{[3, 4]}$ -0.2 V to 2.45 V (V_{CCmax} + 0.2 V)

DC input voltage $^{[3,\;4]}$ –0.2 V to 2.45 V (V_CCmax + 0.2 V))
Output current into outputs (LOW)20 mA	•
Static discharge voltage (in accordance with MIL-STD-883, Method 3015) > 2001 V	/
Latch-up current> 200 mA	4

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[5]	
CY62157EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V	

Electrical Characteristics

Over the Operating Range

	B	T 1.0					
Parameter	Description	lest C	onditions	Min	Typ [6]	Max	Unit
V _{OH}	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$	V _{CC} = 1.65 V	1.4	_	-	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	V _{CC} = 1.65 V	_	_	0.2	V
V_{IH}	Input HIGH voltage	V _{CC} = 1.65 V to	2.25 V	1.4	_	V _{CC} + 0.2 V	V
V _{IL}	Input LOW voltage	V _{CC} = 1.65 V to	2.25 V	-0.2	_	0.4	V
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$	$GND \le V_I \le V_{CC}$			+1	μΑ
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CO}$	_C , output disabled	-1	_	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	18	25	mA
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	-	6	7	mA
I _{SB1} ^[7]	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only)},$ $\text{f} = 0 (\overline{\text{OE}}, \overline{\text{WE}}, \overline{\text{BHE}} \text{ and } \overline{\text{BLE}}), \text{V}_{\text{CC}}$ $= \text{V}_{\text{CC}(\text{max})}.$		-	2	8	μΑ
I _{SB2} ^[7]	Automatic CE power down current – CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{CE}_2 \le 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC}(\text{max})}.$		-	2	8	μА

- 3. $V_{IL(min)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.
- 4. $V_{IH(max)} = V_{CC} + 0.5 V$ for pulse durations less than 20 ns.
- 5. Full Device AC operation assumes a 100 μ s ramp time from 0 to V_{CC} (min) and 200 μ s wait time after V_{CC} stabilization.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 7. Chip enable ($\overline{\text{CE}}$) and byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	BGA	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	36.92	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13.55	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Note
8. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V_{DR}	V _{CC} for data retention		1.0	-	-	V
I _{CCDR} ^[10]		$\begin{split} &\frac{1.2 \text{ V} \leq \text{V}_{\text{CC}} \leq \text{V}_{\text{CC (max)}},}{\text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V},} \\ &\text{CE}_2 \leq 0.2 \text{ V},} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	-	5	9	μА
t _{CDR} ^[11]	Chip deselect to data retention time		0	_	_	ns
t _R ^[12]	Operation recovery time		55	_	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform [13]



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 10. Chip enable ($\overline{\text{CE}}$) and byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.
- 13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter [14, 15]	Description	55	ns	11:4	
Parameter 11 17 191	Description	Min	Max	Unit	
Read Cycle to Read cycle time 55 -					
t _{RC}	Read cycle time	55	_	ns	
t _{AA}	Address to data valid	-	55	ns	
t _{OHA}	Data hold from address change	10	_	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	55	ns	
t _{DOE}	OE LOW to data valid	-	25	ns	
t _{LZOE}	OE LOW to Low-Z [16]	5	_	ns	
t _{HZOE}	OE HIGH to High-Z [16, 17]	_	18	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low-Z ^[16]	10	_	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High-Z ^[16, 17]	-	18	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power up	0	_	ns	
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power down	-	55	ns	
t _{DBE}	BLE/BHE LOW to data valid	-	55	ns	
t _{LZBE} ^[18]	BLE/BHE LOW to Low-Z [16]	10	_	ns	
t _{HZBE}	BLE/BHE HIGH to High-Z [16, 17]	_	18	ns	
Write Cycle [19, 20)]				
t _{WC}	Write cycle time	45	_	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	ns	
t _{AW}	Address setup to write end	35	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35	_	ns	
t _{BW}	BLE/BHE LOW to write end	35	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to High-Z [16, 17]	_	18	ns	
t _{LZWE}	WE HIGH to Low-Z [16]	10	_	ns	

Notes

- 14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 2 on page 6.
 15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. been in production.
- 16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
- 17. t_{HZOE}, t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the output enters a high impedance state. 18. If both byte enables are toggled together, this value is 10 ns.
- 19. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 20. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Document Number: 38-05490 Rev. *M



Switching Waveforms

Figure 4. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 5. Read Cycle 2 (OE Controlled) [22, 23]




- 21. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE}_2 = V_{IH}$.
- 22. WE is HIGH for read cycle.
- 23. Address valid before or similar to $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle 1 ($\overline{\text{WE}}$ Controlled) [24, 25, 26]



^{24.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{25.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{26.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

^{27.} During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 7. Write Cycle 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) $^{[28,\ 29,\ 30]}$ **ADDRESS** t_{AW} WE t_{BW} BHE/BLE t_{HD} DATA I/O NOTE 31 VALID DATA

^{28.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{29.} Data I/O is high impedance if $\overline{\text{OE}}$ = V_{IH}.

^{30.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

^{31.} During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW) [32, 33]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW) [32]



- 32. If $\overline{\text{CE}}_1$ goes HIGH and $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}} = V_{\text{IH}}$, the output remains in a high impedance state.
- 33. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .
- 34. During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[35]	Х	Х	X ^[35]	X ^[35]	High-Z	Deselect/Power down	Standby (I _{SB})
X ^[35]	L	Х	Х	X ^[35]	X ^[35]	High-Z	Deselect/Power down	Standby (I _{SB})
X ^[35]	X ^[35]	Х	Х	Н	Н	High-Z	Deselect/Power down	Standby (I _{SB})
L	Н	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data out (I/O ₀ -I/O ₇); High-Z (I/O ₈ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High-Z (I/O ₀ –I/O ₇); Data out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High-Z (I/O ₀ –I/O ₇); Data in (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Note
35. The 'X' (Don't care) state for the Chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62157EV18LL-55BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagram

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



		DIMENSIONS	
SYMBOL	MIN.	NOM.	MAX.
A	•		1.00
A1	0.16	-	
A2		-	0.81
D		8.00 BSC	
E		6.00 BSC	
D1		5.25 BSC	
E1		3.75 BSC	
MD		8	
ME		6	
n		48	
Øь	0.25	0.30	0.35
eE		0.75 BSC	
eD		0.75 BSC	
SD		0.375 BSC	
SE		0.375 BSC	

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION,
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE
 MD X ME.

6 DIMENSION "5" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

7. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, $"SD" = eD/2 \ AND "SE" = eE/2.$

*** INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED

MARK INDENTATION OR OTHER MEANS.

51-85150 *I



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Submission Date	Description of Change
**	202862	01/27/2004	New data sheet.
		Date	New data sheet. Changed status from Advance Information to Preliminary. Updated Features: Updated Operating Range: Updated Note 5 (Replaced "100 µs wait time" with "200 µs wait time"). Updated Data Retention Characteristics: Changed maximum value of I _{CCDR} parameter from 4 µA to 4.5 µA. Updated Switching Characteristics: Changed minimum value of t _{DCDR} parameter from 6 ns to 10 ns corresponding to both 35 and 45 ns speed bins. Changed maximum value of t _{DOE} parameter from 15 ns to 18 ns corresponding to 35 ns speed bin. Changed maximum value of t _{HZOE} parameter from 12 ns to 15 ns corresponding to 45 speed bin. Changed maximum value of t _{HZCE} parameter from 12 ns to 18 ns corresponding to 35 nspeed bin. Changed maximum value of t _{HZCE} parameter from 15 ns to 18 ns corresponding to 35 speed bin. Changed maximum value of t _{HZCE} parameter from 15 ns to 18 ns corresponding to 45 speed bin. Changed maximum value of t _{HZCE} parameter from 15 ns to 18 ns corresponding to 45 speed bin. Changed maximum value of t _{HZBE} parameter from 15 ns to 18 ns corresponding to 35 ns speed bin. Changed minimum value of t _{HZBE} parameter from 15 ns to 18 ns corresponding to 35 ns speed bin. Changed minimum value of t _{SCE} parameter from 25 ns to 30 ns corresponding to 35 ns speed bin. Changed minimum value of t _{SCE} parameter from 40 ns to 35 ns corresponding to 45 ns speed bin. Changed minimum value of t _{SCE} parameter from 25 ns to 30 ns corresponding to 45 ns speed bin. Changed minimum value of t _{SCE} parameter from 25 ns to 30 ns corresponding to 45 ns speed bin. Changed minimum value of t _{SCE} parameter from 25 ns to 30 ns corresponding to 45 ns speed bin. Changed minimum value of t _{SCE} parameter from 25 ns to 30 ns corresponding to 35 ns speed bin. Changed minimum value of t _{SCE} parameter from 25 ns to 30 ns corresponding to 35 ns speed bin.
			Changed minimum value of t_{AW} parameter from 40 ns to 35 ns corresponding to 45 ns spebin. Changed minimum value of t_{BW} parameter from 25 ns to 30 ns corresponding to 35 ns
			speed bin. Changed minimum value of t _{BW} parameter from 40 ns to 35 ns corresponding to 45 ns speed bin.
			Changed minimum value of t_{SD} parameter from 15 ns to 18 ns corresponding to 35 ns spebin. Changed minimum value of t_{SD} parameter from 20 ns to 22 ns corresponding to 45 ns spe
			bin. Changed maximum value of t _{HZWE} parameter from 12 ns to 15 ns corresponding to 35
			speed bin. Changed maximum value of t _{HZWE} parameter from 15 ns to 18 ns corresponding to 45 speed bin. Updated Ordering Information:



Document History Page (continued)

Document Title: CY62157EV18 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05490			
Rev.	ECN No.	Submission Date	Description of Change
*B	444306	04/13/2006	Changed status from Preliminary to Final. Removed 35 ns Speed Bin related information in all instances across the document. Removed "L" from the part numbers across the document. Updated Pin Configuration: Updated Figure 1 (Changed ball E3 from DNU to NC). Removed Note "DNU pins have to be left floating or tied to Vss to ensure proper application and its reference. Updated Maximum Ratings: Updated Maximum Ratings: Updated ratings corresponding to "Supply Voltage to Ground Potential", "DC Voltage Applied to Outputs in High Z State", "DC Input Voltage" (Replaced "2.4 V" with "2.45 V"). Updated Electrical Characteristics: Changed typical value of I _{CC} parameter from 16 mA to 18 mA corresponding to Test Condition "f = f _{MAX} = 1/t _{RC} ". Changed maximum value of I _{CC} parameter from 2.8 mA to 25 mA corresponding to Test Condition "f = f _{MAX} = 1/t _{RC} ". Changed maximum value of I _{CC} parameter from 2.3 mA to 3 mA corresponding to Test Condition "f = 1 MHz". Changed typical value of I _{SB1} parameter from 0.9 μA to 2 μA. Changed maximum value of I _{SB1} parameter from 0.9 μA to 2 μA. Changed maximum value of I _{SB2} parameter from 4.5 μA to 8 μA. Updated Thermal Resistance: Updated Thermal Resistance: Updated Thermal Resistance: Updated AC Test Loads and Waveforms: Updated Data Retention Characteristics: Added 1 μA as typical value for I _{CCDR} parameter. Changed minimum value of 1 _R parameter from 4.5 μA to 3 μA. Changed minimum value of 1 _R parameter from 4.5 μA to 3 μA. Changed minimum value of 1 _R parameter from 2.0 μs to 1 _{RC} ns. Updated Switching Characteristics: Added 1 μA as typical value for I _{CCDR} parameter. Changed minimum value of 1 _R parameter from 3 ns to 5 ns. Changed minimum value of 1 _R parameter from 2 ns to 18 ns. Changed minimum value of 1 _{RCDE} parameter from 3 ns to 5 ns. Changed minimum value of 1 _{RCDE} parameter from 6 ns to 10 ns. Changed minimum value of 1 _{RCDE} parameter from 6 ns to 10 ns. Changed minimum value of 1 _{RCDE} parameter from 6 ns to 10 ns. Changed minimum value of 1 _{RCDE}
*C	571786	12/01/2006	Removed 45 ns Speed Bin related information in all instances across the document. Added 55 ns Speed Bin related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*D	908120	04/04/2007	Updated part numbers. Updated Electrical Characteristics: Added Note 7 and referred the same note in I _{SB2} parameter. Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column.



Document History Page (continued)

Document Title: CY62157EV18 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05490			
Rev.	ECN No.	Submission Date	Description of Change
*E	2934396	06/03/2010	Updated Switching Characteristics: Added Note 35 and referred the same note in "X" under $\overline{\text{CE}}_1$ and CE_2 columns. Updated Package Diagram: spec 51-85150 – Changed revision from *D to *E. Updated to new template.
*F	3110053	12/14/2010	Changed Table Footnotes to Notes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagram: spec 51-85150 – Changed revision from *E to *F.
*G	3243545	04/28/2011	Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.
*H	3295175	06/29/2011	Updated Electrical Characteristics: Updated Note 7. Referred Note 7 in I _{SB1} parameter. Updated Data Retention Characteristics: Added Note 10 and referred the same note in I _{CCDR} parameter. Updated Truth Table: Updated Note 35.
*	4102022	08/22/2013	Updated Switching Characteristics: Updated Note 15. Updated Package Diagram: spec 51-85150 – Changed revision from *F to *H. Updated to new template.
*J	4384935	05/20/2014	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 8. Completing Sunset Review.
*K	4576526	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*L	5759379	06/01/2017	Updated Thermal Resistance values. Updated to new template. Completing Sunset Review.
*M	6819840	02/28/2020	Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating I_{CC} " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of I_{CC} parameter corresponding to "55 ns" and "f = 1 MHz". Updated Thermal Resistance: Updated values of Θ_{JA} , Θ_{JC} parameters corresponding to BGA package. Updated Data Retention Characteristics: Updated details in "Conditions" column and updated all values of I_{CCDR} parameter. Updated Package Diagram: spec 51-85150 – Changed revision from *H to *I. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/wireless

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

Microcontrollers

Wireless Connectivity

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whos

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05490 Rev. *M Revised February 28, 2020 Page 20 of 20