

# CY62168G/CY62168GE MoBL®

# 16-Mbit (2M words × 8 bits) Static RAM with Error-Correcting Code (ECC)

### **Features**

■ Ultra-low standby power

Typical standby current: 5.5 μA

Maximum standby current: 16 μA

■ High speed: 45 ns/55 ns

■ Embedded error-correcting code (ECC) for single-bit error correction

■ Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

■ ERR pin to indicate 1-bit error detection and correction

■ Available in Pb-free 48-ball VFBGA package

### **Functional Description**

CY62168G and CY62168GE are high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62168GE device includes an error indication pin that signals a single-bit error-detection and correction event during a read cycle.

Devices with a single chip enable input are accessed by asserting the chip enable input (CE) LOW. Dual chip enable devices are accessed by asserting both chip enable inputs –  $\overline{CE}_1$  as LOW and  $\overline{CE}_2$  as HIGH.

Write to the device by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) LOW and Chip Enable 2 ( $\text{CE}_2$ ) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>20</sub>).

Read from the <u>device</u> by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) and Output Enable ( $\overline{\text{OE}}$ ) L<u>OW</u> and Chip Enable 2 ( $\text{CE}_2$ ) HIGH while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or  $\text{CE}_2$  LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or a write operation is in progress ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH and WE LOW). See the Truth Table – CY62168G/CY62168GE on page 14 for a complete description of read and write modes.

On CY62168GE devices, the detection and correction of a single bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)  $^{[1]}$ .

The CY62168G and CY62168GE devices are available in a Pb-free 48-pin VFBGA package. The logic block diagrams are on page 2.

For a complete list of related resources, click here.

### **Product Portfolio**

					Power Dissipation			
Product	Features and Options (see Pin	Range	V <sub>CC</sub> Range (V)	Speed	Operating	I <sub>CC</sub> , (mA)	Standby.	lene (uA)
1100001	Configurations section)		TCC runge (1)	(ns)	' = 'max		Standby, I <sub>SB2</sub> (μA)	
	Scottony				<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY62168G(E)18	Single or dual Chip	Industrial	1.65 V-2.2 V	55	29	32	7	26
CY62168G(E)30	Enables		2.2 V-3.6 V	45	29	36	5.5	16
CY62168G(E)	Optional ERR pin		4.5 V–5.5 V					

### Notes


1. This device does not support automatic write-back on error detection.

Cypress Semiconductor Corporation
Document Number: 001-84771 Rev. \*H


<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.



# Logic Block Diagram - CY62168G



# Logic Block Diagram - CY62168GE







### **Contents**

Pin Configurations	4
Maximum Ratings	5
Operating Range	5
DC Electrical Characteristics	5
Capacitance	7
Thermal Resistance	
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
Switching Characteristics	9
Switching Waveforms	
Truth Table - CY62168G/CY62168GE	
ERR Output - CY62168GE	

Ordering Information	15
Ordering Code Definitions	15
Package Diagrams	16
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC®Solutions	19
Cypress Developer Community	19
Technical Support	



# **Pin Configurations**

Figure 1. 48-ball VFBGA (6  $\times$  8  $\times$  1 mm) pinout<sup>[3]</sup> CY62168G





Figure 2. 48-ball VFBGA (6 × 8 × 1 mm) pinout<sup>[3, 4]</sup> CY62168GE



### Note

- 3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration
- configuration.
  4. ERR is an Output pin.lf not used, this pin should be left floating.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied .......55 °C to + 125 °C Supply voltage to ground potential .....-0.5 V to 6 V DC input voltage<sup>[5]</sup> ......-0.5 V to  $V_{CC}$  + 0.5 V

Output current into outputs (LOW) .	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch up current	

# **Operating Range**

Grade	Ambient Temperature	<b>V</b> cc <sup>[6]</sup>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

### **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

D	Description		Tank Complitions	45 ns/55 ns			1124
Parameter	Desc	ription	Test Conditions	Min	<b>Typ</b> [7]	Max  0.2 0.4 0.4 0.4 V <sub>CC</sub> + 0.2 V <sub>CC</sub> + 0.3 V <sub>CC</sub> + 0.5 0.4 0.6 0.8 0.8 +1.0	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	1.4	_	_	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	2.0	_	_	V
		2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 mA	2.4	_	_	V
		4.5 V to 5.5 V	$V_{CC} = Min, I_{OH} = -1.0 \text{ mA}$	2.4	_	_	V
		4.5 V to 5.5 V	$V_{CC} = Min, I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> – 0.4 <sup>[8]</sup>	_	_	V
V <sub>OL</sub>	Output LOW	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	_	_	0.2	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	_	_	0.4	V
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	_	_	0.4	V
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	_	_	0.4	V
V <sub>IH</sub>	Input HIGH	1.65 V to 2.2 V	_	1.4	_	V <sub>CC</sub> + 0.2	V
	voltage	2.2 V to 2.7 V	-	1.8	_	V <sub>CC</sub> + 0.3	V
		2.7 V to 3.6 V	-	2.0	_	V <sub>CC</sub> + 0.3	V
		4.5 V to 5.5 V	-	2.2	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW	1.65 V to 2.2 V	-	-0.2	_	0.4	V
	voltage <sup>[9]</sup>	2.2 V to 2.7 V	_	-0.3	_	0.6	V
		2.7 V to 3.6 V	_	-0.3	_	0.8	V
		4.5 V to 5.5 V	_	-0.5	_	yp [7] Max	V
I <sub>IX</sub>	Input leakage c	urrent	$GND \le V_{IN} \le V_{CC}$	-1.0	_	+1.0	μА
I <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled	-1.0	_	+1.0	μА

- S. V<sub>II.(min)</sub> = -2.0 V and V<sub>III.(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V-2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V-3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V-5.5 V), T<sub>A</sub> = 25 °C.
- 8. This parameter is guaranteed by design and is not tested.

  9.  $V_{IL(min)} = -2.0 \text{ V}$  and  $V_{IH(max)} = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns.



# DC Electrical Characteristics (continued)

Over the operating range of  $-40~^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ 

Dovementor	Description	Took Cond	iti		45 ns/55 ns	5	I I m ! 4
Parameter	Description	Test Cond	itions	Min	<b>Typ</b> [7]	Max  36.0  32.0  9.0  16.0  26.0  6.5  8.0  12.0  16.0  26.0	Unit
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	29.0	36.0	mA mA
			f = 18.18 MHz (55 ns)	-	29.0	32.0	mA
			f = 1 MHz	_	7.0	9.0	mA
I <sub>SB1</sub> <sup>[10]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}}$ $\text{f} = \text{f}_{\text{max}}$ (address and	CE <sub>2</sub> ≤ 0.2 V, <sub>\</sub> ≤ 0.2 V, data only),	_	5.5	16.0	μА
	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 1.65 to 2.2 V	$f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V$	$V_{CC} = V_{CC(max)}$	_	7	26.0	μА
I <sub>SB2</sub> <sup>[10]</sup>	Automatic power down current –	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$	25 °C <sup>[11]</sup>	_	5.5	6.5	μА
	CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V		40 °C <sup>[11]</sup>	_	6.3	8.0	μА
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V,}$	70 °C <sup>[11]</sup>	_	8.4	12.0	μА
		$f = 0, V_{CC} = V_{CC(max)}$	185 °C	_	12.0 <sup>[11]</sup>	16.0	μА
	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 1.65 to 2.2 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or }$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or }$	_	_	7.0	26.0	μА
		$f = 0$ , $V_{CC} = V_{CC(max)}$					

<sup>10.</sup> Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $I_{\text{SB}1}/I_{\text{SB}2}/I_{\text{CCDR}}$  spec. Other inputs can be left floating. 11. The  $I_{\text{SB}2}$  limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.



# Capacitance


Parameter [12]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF


### **Thermal Resistance**

Parameter [12]	Description	Test Conditions	48-ball VFBGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.75	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

R<sub>TH</sub>

OUTPUT

V

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.8	1.2	1.75	1.77	V
V <sub>HIGH</sub>	1.8	2.5	3.0	5.0	V

### Note

<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[13]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	_	V
I <sub>CCDR</sub> <sup>[14, 15]</sup>	Data retention current	$1.2 \text{ V} \le \text{V}_{\text{CC}} \le 2.2 \text{ V},$	-	7.0	26.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		$2.2 \text{ V} < \text{V}_{\text{CC}} \le 3.6 \text{ V} \text{ or } 4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V},$	-	5.5	16.0	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[16]</sup>	Chip deselect to data retention time		0	-	-	_
t <sub>R</sub> <sup>[16, 17]</sup>	Operation recovery time		45/55	-	_	ns

### **Data Retention Waveform**

Figure 4. Data Retention Waveform



<sup>13.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

<sup>14.</sup> Chip enables  $\overline{(CE_1)}$  and  $CE_2$ ) must be tied to CMOS levels to meet the  $I_{SB1}/I_{SE2}/I_{CCDR}$  spec. Other inputs can be left floating. 15.  $I_{CCDR}$  is guaranteed only after device is first powered up to  $V_{CC(min)}$  and brought down to  $V_{DR}$ . 16. These parameters are guaranteed by design.

<sup>17.</sup> Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .



# **Switching Characteristics**

Parameter [18, 19]	Description.	45	ns	55	ns	l lm!t
Parameter (19, 19)	Description	Min	Max	Min	Max	Unit
Read Cycle			•	•	•	•
t <sub>RC</sub>	Read cycle time	45.0	-	55.0	_	ns
t <sub>AA</sub>	Address to data valid / Address to ERR valid	-	45.0	-	55.0	ns
t <sub>OHA</sub>	Data hold from address change / ERR hold from address change	10.0	_	10.0	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid / CE LOW to ERR valid	_	45.0	_	55.0	ns
t <sub>DOE</sub>	OE LOW to data valid / OE LOW to ERR valid	-	22.0	_	25.0	ns
t <sub>LZOE</sub>	OE LOW to Low Z [19, 20]	5.0	-	5.0	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z [19, 20, 21]	-	18.0	_	18.0	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z [19, 20]	10.0	_	10.0	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z [19, 20, 21]	-	18.0	_	18.0	ns
t <sub>PU</sub> <sup>[22]</sup>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	-	0	-	ns
t <sub>PD</sub> <sup>[22]</sup>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down	-	45.0	_	55.0	ns
Write Cycle <sup>[23, 24]</sup>	İ		•	•	•	•
t <sub>WC</sub>	Write cycle time	45.0	-	55.0	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35.0	-	40.0	-	ns
t <sub>AW</sub>	Address setup to write end	35.0	-	40.0	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	-	ns
t <sub>PWE</sub>	WE pulse width	35.0	-	40.0	-	ns
t <sub>SD</sub>	Data setup to write end	25.0	-	25.0	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [19, 21, 20]	-	18.0	_	20.0	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [19, 20]	10.0	-	10.0	-	ns

### Notes

<sup>18.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.</p>

<sup>19.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device. 20. Tested initially and after any design or process changes that may affect these parameters.

<sup>21.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

<sup>22.</sup> These parameters are guaranteed by design and are not tested.

<sup>23.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{\parallel L}$ ,  $\overline{CE}_1 = V_{\parallel L}$ , and  $CE_2 = V_{\parallel H}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>24.</sup> The minimum write cycle pulse width for write cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  Low) should be equal to he sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 of CY62168G (Address Transition Controlled)<sup>[25, 26]</sup>





Figure 6. Read Cycle No. 1 of CY62168GE (Address Transition Controlled)[25, 26]



Notes 25. The device is continuously selected.  $\overline{OE}$  = V<sub>IL</sub>,  $\overline{CE}$  = V<sub>IL</sub>. 26. WE is HIGH for read cycle.



# Switching Waveforms (continued)




Figure 7. Read Cycle No. 2 (OE Controlled)[27, 28, 29]

Notes


27. WE is HIGH for read cycle.

28. For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 (WE Controlled)[30, 31, 32]



### Notes

<sup>30.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>31.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, \overline{CE}\_1 = V<sub>IL</sub>, and CE\_2 = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>32.</sup> Data I/O is in the high-impedance state if  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ , or  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ . 33. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 (WE Controlled, OE Low)[34, 35, 36, 37]





Figure 10. Write Cycle No. 3 (CE Controlled)[34, 35, 36]



### Notes

- 34. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}_1$  is HIGH.
- 35. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L|}$ ,  $\overline{CE}_1 = V_{|L|}$ , and  $CE_2 = V_{|H|}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 36. Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
- 37. The minimum write cycle pulse width should be equal to the sum of the  $t_{\mbox{\scriptsize HZWE}}$  and  $t_{\mbox{\scriptsize SD}}$ .
- 38. During this period I/O are in the output state. Do not apply input signals.



### Truth Table - CY62168G/CY62168GE

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	I/Os	Mode	Power
Н	X <sup>[39]</sup>	X <sup>[39]</sup>	X <sup>[39]</sup>	High Z	Deselect / Power down	Standby (I <sub>SB2</sub> )
X <sup>[39]</sup>	L	X <sup>[39]</sup>	X <sup>[39]</sup>	High Z	Deselect / Power down	Standby (I <sub>SB2</sub> )
L	Н	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )

# ERR Output - CY62168GE

Output <sup>[40]</sup>	Mode
0 Read Operation, no single-bit error in the stored data.	
1 Read Operation, single-bit error detected and corrected.	
High Z	Device deselected / Outputs disabled / Write Operation.


Note
39. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.
40. ERR is an Output pin.lf not used, this pin should be left floating.



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
45	CY62168GE30-45BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168GE30-45BVXIT		48-ball VFBGA, Tape and Reel	
	CY62168G30-45BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168G30-45BVXIT		48-ball VFBGA, Tape and Reel	
55	CY62168G18-55BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168G18-55BVXIT		48-ball VFBGA, Tape and Reel	


### **Ordering Code Definitions**





# **Package Diagrams**

Figure 11. 48-ball VFBGA (6  $\times$  8  $\times$  1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# **Acronyms**

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G	4800984	VINI	07/31/2015	Changed status from Preliminary to Final.
*H	5449003	VINI	11/03/2016	Updated Maximum Ratings: Updated Note 5 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V <sub>OH</sub> parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V". Changed minimum value of V <sub>IH</sub> parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template. Completing Sunset Review.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-84771 Rev. \*H Revised November 3, 2016 Page 19 of 19