

### Features

- Very high speed 55 ns
- Wide voltage range
   2.2 V to 3.7 V
- Ultra low standby power
   Typical standby current: 8 μA
   Maximum standby current: 48 μA
- Ultra low active power
   Typical active current: 7.5 mA at f = 1 MHz
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb-free 48-ball FBGA package

## **Functional Description**

The CY62187EV30 is a high performance CMOS static RAM organized as 4 M words by 16-bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW or both BHE and BLE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: deselected (CE<sub>1</sub>HIGH or CE<sub>2</sub> LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH and WE LOW).

To write to the device, tak<u>e</u> Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_0$  through  $I/O_7$ ), is written into the location specified on the address pins ( $A_0$  through  $A_{21}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins ( $I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins ( $A_0$  through address pins ( $A_0$  through  $A_{21}$ ).

To read from the device, take <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 9 for a complete description of read and write modes.

For a complete list of related documentation, click here.


Cypress Semiconductor Corporation Document Number: 001-48998 Rev. \*L 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 9, 2017





# Logic Block Diagram





# Contents

Pin Configuration	4
Product Portfolio	
Maximum Ratings	5
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	


Ordering Information Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	.15
Units of Measure	. 15
Document History Page	. 16
Sales, Solutions, and Legal Information	.19
Worldwide Sales and Design Support	. 19
Products	.19
PSoC® Solutions	. 19
Cypress Developer Community	. 19
Technical Support	. 19





# **Pin Configuration**

### Figure 1. 48-ball FBGA pinout



### **Product Portfolio**

					Power Dissipation					
Product	v	<sub>CC</sub> Range (\	<b>V</b> )	Speed (ns)	Operating I <sub>CC</sub> (mA)			- Standby I <sub>SB2</sub> (μA)		
				( - <b>)</b>	f = 1 MHz f = f <sub>Max</sub>					
	Min	<b>Typ</b> <sup>[1]</sup>	Max		<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max
CY62187EV30LL	2.2	3.0	3.7	55	7.5	9	45	55	8	48

#### Note

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65 °C to +150 °C	
Ambient Temperature with Power Applied55 °C to +125 °C	
Supply Voltage to Ground Potential0.3 V to V <sub>CC(max)</sub> + 0.3 V	
DC Voltage Applied to Outputs in High Z State $^{[2,\ 3]}$ 0.3 V to V_{CC(max)} + 0.3 V	

DC Input Voltage $^{[2,\ 3]}$ –0.3 V to V <sub>CC (max)</sub> + 0.3 V
Output Current into Outputs (LOW) 20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch Up Current> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[4]</sup>	
CY62187EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.7 V	

### **Electrical Characteristics**

Over the Operating Range

Deremeter	Description	Test Condition	20			Unit	
Parameter	Description	Test Condition	ns -	Min	<b>Typ</b> <sup>[5]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$2.2 V \le V_{CC} \le 2.7 V I_{OH}$	= –0.1 mA	2.0	-	-	V
		2.7 V <u>&lt;</u> V <sub>CC</sub> ≤ 3.7 V I <sub>OH</sub>	= –1.0 mA	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	$2.2 V \le V_{CC} \le 2.7 V  _{OL}$	= 0.1 mA	-	-	0.4	V
		2.7 V <u>&lt;</u> V <sub>CC</sub> ≤ 3.7 V I <sub>OL</sub> :	= 2.1 mA	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	2.2 V <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7 V	$2.2 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{ V}$		-	V <sub>CC</sub> + 0.3 V	V
		2.7 V ≤ V <sub>CC</sub> ≤ 3.7 V		2.2	-	V <sub>CC</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage	2.2 V <u>&lt;</u> V <sub>CC</sub> ≤ 2.7 V	2.2 V <u>≤</u> V <sub>CC</sub> ≤ 2.7 V		-	0.6	V
		2.7 V <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.7 V		-0.3	_	0.8 <sup>[6]</sup>	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	_	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , output	t disabled	-1	_	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{Max} = 1/t_{RC}$ V <sub>CC</sub>	$V_{CC(max)}$	-	45	55	mA
			<sub>T</sub> = 0 mA OS levels	-	7.5	9	mA
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current — CMOS inputs	$\frac{\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or CE}}{(BHE \text{ and BLE}) \ge V_{CC} - V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le V_{CC} = 3.7 \text{ V}}$	- 0.2 V,	_	8	48	μΑ

- 2.  $V_{IL(min)}$  = -2.0V for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IL(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions input LOW Voltage applied to the device must not be higher than 0.7 V.
   Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), Address Pins A<sub>20</sub>, A<sub>21</sub> and Byte Enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating. be left floating.




# Capacitance

Parameter <sup>[8]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	25	pF
C <sub>OUT</sub>	Output capacitance		35	pF

### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	FBGA	Unit
JA	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	42.35	°C/W
- 30	Thermal resistance (junction to case)		6.25	°C/W

### **AC Test Loads and Waveforms**



### Table 1. AC Test Loads

Parameter	2.5 V	3.3 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

Note
 Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.5	-	-	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$\label{eq:constraint} \begin{array}{l} \frac{V_{CC}}{CE} = 1.5 \text{ V}, \\ \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V or } \\ (\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2 \text{ V}, \\ \overline{V}_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \end{array}$	-	-	48	μΑ
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	-	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		55	_	_	ns

### **Data Retention Waveform**



- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), Address Pins A<sub>20</sub>, A<sub>21</sub> and Byte Enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can
- be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\geq$  100  $\mu$ s or stable at V<sub>CC(min)</sub>  $\geq$  100  $\mu$ s. 13. BHE BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



### Switching Characteristics

Over the Operating Range

Parameter [14, 15]	Description	55	ns	L lusiá
Parameter (19, 19)	Description	Min	Max	Unit
Read Cycle				
t <sub>RC</sub>	Read cycle time	55	-	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	6	-	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[16]</sup>	5	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[16, 17]</sup>	-	20	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to low $Z^{[16]}$	10	-	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to high Z <sup>[16, 17]</sup>	-	20	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to power up	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down	-	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [16]	10	-	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z <sup>[16, 17]</sup>	-	20	ns
Write Cycle <sup>[18, 19]</sup>		· · · · · ·		
t <sub>WC</sub>	Write cycle time	55	-	ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and $\overline{CE}_2$ HIGH to write end	45	-	ns
t <sub>AW</sub>	Address setup to write end	45	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	40	-	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	45	-	ns
t <sub>SD</sub>	Data setup to write end	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[16, 17]</sup>	-	20	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[16]</sup>	10	-	ns

Notes

15. Lest conditions for ail parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>TH</sub>, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 6.
16. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
17. t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
18. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.


19. The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and tHZWE.

<sup>14.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.

<sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>TH</sub>, input pulse levels of 0 to



### **Switching Waveforms**




- 20. <u>The</u> device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $CE_2 = V_{IH}$ . 21. WE is HIGH for read cycle.
- 22. Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.



### Switching Waveforms (continued)

**CYPRESS**<sup>®</sup>



- 23. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 24. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 25. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.
- 26. During this period the I/Os are in output state and input signals should not be applied.



### Switching Waveforms (continued)




Figure 8. Write Cycle 3 (WE Controlled, OE LOW) [27, 28, 29]

<sup>27.</sup> If  $\overline{CE_1}$  goes HIGH and  $\overline{CE_2}$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 28. During this period the I/Os are in output state and input signals should not be applied. 29. The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs Outputs	Mode	Power
Н	X <sup>[30]</sup>	Х	Х	X <sup>[30]</sup>	X <sup>[30]</sup>	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[30]</sup>	L	Х	Х	X <sup>[30]</sup>	X <sup>[30]</sup>	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[30]</sup>	X <sup>[30]</sup>	Х	Х	Н	Н	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )


Note 30. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62187EV30LL-55BAXI	001-50044	48-ball FBGA (8 × 9.5 × 1.4 mm) Pb-free	Industrial


### **Ordering Code Definitions**





# Package Diagram

Figure 10. 48-ball FBGA (8 × 9.5 × 1.4 mm) BK48L Package Outline, 001-50044





## Acronyms

Acronym	Description				
BHE	Byte High Enable				
BLE	Byte Low Enable				
CMOS	Complementary Metal Oxide Semiconductor				
CE	Chip Enable				
FBGA	Fine-Pitch Ball Grid Array				
I/O	Input/Output				
OE	Output Enable				
SRAM	Static Random Access Memory				
WE	Write Enable				

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohms
%	percent
pF	picofarad
V	volt
W	watt





# **Document History Page**

	Document Title: CY62187EV30 MoBL <sup>®</sup> , 64-Mbit (4 M × 16) Static RAM Document Number: 001-48998					
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	2595932	VKN / PYRS	10/24/08	New data sheet.		
*A	2644442	VKN / PYRS	01/23/09	Updated Package Diagram.		
*В	2672650	VKN / PYRS	03/12/09	Added 55 ns speed bin related information in all instances across the document. Updated Product Portfolio: Changed maximum value in $V_{CC}$ range from 3.6 V to 3.7 V. Changed typical value of "Operating $I_{CC}$ " from 2.5 mA to 3.5 mA at f = 1 MHz corresponding to 70 ns speed bin. Changed maximum value of "Operating $I_{CC}$ " from 4 mA to 6 mA at f = 1 MHz corresponding to 70 ns speed bin. Changed typical value of "Operating $I_{CC}$ " form 33 mA to 28 mA at f = f <sub>MAX</sub> corresponding to 70 ns speed bin. Changed maximum value of "Operating $I_{CC}$ " from 40 mA to 45 mA at f = f <sub>MAX</sub> corresponding to 70 ns speed bin. Changed maximum value of "Operating $I_{CC}$ " from 40 mA to 45 mA at f = f <sub>MAX</sub> corresponding to 70 ns speed bin. Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 33 mA to 28 mA at f = f <sub>MAX</sub> corresponding to 70 ns speed bin. Changed maximum value of $I_{CC}$ parameter from 40 mA to 45 mA at f = f <sub>MAX</sub> corresponding to 70 ns speed bin. Changed maximum value of $I_{CC}$ parameter from 2.5 mA to 3.5 mA at f = 1 MHz corresponding to 70 ns speed bin. Changed maximum value of $I_{CC}$ parameter from 4 mA to 6 mA at f = 1 MHz corresponding to 70 ns speed bin. Changed maximum value of $I_{CC}$ parameter from 4 mA to 6 mA at f = 1 MHz corresponding to 70 ns speed bin. Changed maximum value of $I_{CC}$ parameter from 4 mA to 6 mA at f = 1 MHz corresponding to 70 ns speed bin. Updated Note 7. Updated Switching Characteristics: Changed minimum value of $I_{SD}$ parameter from 30 ns to 35 ns corresponding to 70 ns speed bin. Updated Package Diagram: Changed 48-ball FBGA package dimensions from "8 × 9.5 × 1.6 mm" to "8 × 9.5 × 1.4 mm". spec 001-50044 – Changed revision from ** to *A.		
*C	2737164	VKN / AESA	07/13/09	Changed status from Preliminary to Final. Updated Product Portfolio: Changed typical value of "Operating $I_{CC}$ " from 3.5 mA to 4 mA at f = 1 MHz corresponding to 55 ns and 70 ns speed bins. Changed typical value of "Operating $I_{CC}$ " from 35 mA to 45 mA at f = f <sub>max</sub> corresponding to 55 ns speed bin. Changed typical value of "Operating $I_{CC}$ " from 28 mA to 35 mA at f = f <sub>max</sub> corresponding to 70 ns speed bin.		



## Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*C (cont.)	2737164	VKN / AESA	07/13/09	Updated Electrical Characteristics: Updated details in "Test Conditions" column of $V_{OH}$ , $V_{OL}$ , $V_{IH}$ , $V_{IL}$ parameters (Included $V_{CC}$ range). Changed maximum value of $V_{IL}$ parameter from 0.8 V to 0.7 V corresponding to Test Condition " $V_{CC} = 2.7$ V to 3.7 V". Changed typical value of $I_{CC}$ parameter from 35 mA to 45 mA at $f = f_{max}$ corresponding to 55 ns speed bin. Changed typical value of $I_{CC}$ parameter from 28 mA to 35 mA at $f = f_{max}$ corresponding to 70 ns speed bin. Changed typical value of $I_{CC}$ parameter from 3.5 mA to 4 mA at $f = 1$ MHz corresponding to 55 ns and 70 ns speed bins. Updated Capacitance: Changed maximum value of $C_{IN}$ parameter from 20 pF to 25 pF. Changed maximum value of $C_{OUT}$ parameter from 20 pF to 35 pF. Updated Thermal Resistance: Replaced TBD with values for 48-ball FBGA package. Updated AC Test Loads and Waveforms: Updated Table 1: Included $V_{CC}$ range for $V_{TH}$ parameter. Updated Table 1: Included $V_{CC}$ range for $V_{TH}$ parameter. Updated Table 1: Included Thermal Resistance: Changed minimum value of $t_{LZBE}$ parameter from 5 ns to 10 ns. Updated Truth Table: Added Note 30 and referred the same note in "X" in " $\overline{CE}_1$ " and "CE <sub>2</sub> " columns
*D	2765892	VKN	09/18/09	Removed 70 ns speed bin related information in all instances across the document. Updated Product Portfolio: Changed maximum value of "Operating $I_{CC}$ " from 6 mA to 9 mA at f = 1 MHz corresponding to 55 ns speed bin. Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 4 mA to 7.5 mA at f = 1 MHz corresponding to 55 ns speed bin. Changed maximum value of $I_{CC}$ parameter from 6 mA to 9 mA at f = 1 MHz corresponding to 55 ns speed bin.
*E	3177000	AJU	02/18/2011	Updated Features: Changed value of "Typical Active Current" from 4 mA to 7.5 mA. Updated Pin Configuration: Fixed typo in Figure 1 (Renamed "48-Ball VFBGA" as "48-ball FBGA"). Updated Product Portfolio: Changed typical value of "Operating $I_{CC}$ " from 4 mA to 7.5 mA at f = 1 MHz corresponding to 55 ns speed bin. Updated Electrical Characteristics: Updated details in "Test Conditions" column of $I_{SB2}$ parameter (Included BHE and BLE to reflect Byte power down feature). Updated AC Test Loads and Waveforms: Updated Table 1. Updated Data Retention Characteristics: Updated details in "Test Conditions" column of $I_{CCDR}$ parameter (Included BHE and BLE to reflect Byte power down feature). Changed minimum value of $t_R$ parameter from $t_{RC}$ to 55 ns. Added Ordering Code Definitions under Ordering Information. Updated Package Diagram. Added Acronyms and Units of Measure. Changed all instances of IO to I/O. Updated to new template.

\_\_\_\_\_



## Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*F	3282088	RAME	06/14/2011	Updated Functional Description: Removed the note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com website" and its reference. Updated Electrical Characteristics: Changed maximum value of V <sub>IL</sub> parameter corresponding to Test Condition "2.7 V $\leq$ V <sub>CC</sub> $\leq$ 3.7 V" from 0.7 V to 0.8 V. Added Note 6 and referred the same note in maximum value of V <sub>IL</sub> parameter. Updated to new template.
*G	3785005	TAVA	10/18/2012	Minor text edits. Updated Package Diagram: spec 001-50044 – Changed revision from *C to *D.
*H	4101127	VINI	08/21/2013	Updated Switching Characteristics: Added Note 14 and referred the same note in "Parameter" column. Updated to new template. Completing Sunset Review.
*	4114808	NILE	09/12/2013	Updated Electrical Characteristics: Updated Note 7. Updated Data Retention Characteristics: Updated Note 10.
*ل	4576478	NILE	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 29 and referred the same note in Figure 8.
*K	4990839	VINI	10/27/2015	Updated Thermal Resistance: Replaced "2-layer" with "four-layer" in "Test Conditions" column. Changed value of $\theta_{JA}$ parameter corresponding to FBGA package from 59.06 °C/W to 42.35 °C/W. Changed value of $\theta_{JC}$ parameter corresponding to FBGA package from 14.08 °C/W to 6.25 °C/W. Updated to new template. Completing Sunset Review.
*L	5962070	AESATMP8	11/09/2017	Updated logo and Copyright.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware solely for use with Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.