

256K (32K x 8) Static RAM

Features

Temperature Ranges

-Commercial: 0 to 70 -Industrial: -40 to 85 -Automotive: -40 to 125

• High speed: 55ns and 70 ns

● Voltage range: 4.5V –5.5V operation

Low active power (70ns, LL version, Com'l and Ind'l)
 -275mW (max)

Low standby power (70ns,LL Version, Com'l and Ind'l)
 -28 μW (max.)

Easy memory expansion with and eatures

• TTL - compatible inputs and outputs

Automatic power-down when deselected

CMOS for optimum speed/power


 Package available in a standard 450-mil-wide (300-mil body width) 28-lead narrow SOIC, 28-lead TSOP-1, 28-lead reverse TSOP-1, and 600-mial 28-lead PDIP packages.

Functional Description [1]

The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW output enable ($\overline{\text{CE}}$) and active LOW output enable ($\overline{\text{OE}}$) and three-state drives. This device has an automatic power-down feature, reducing the power consumption by 99.9% when deselected.

An active Low write enable signal ($\overline{\text{WE}}$) controls the writing/reading operation of the memory. When $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A0 through A14). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ active LOW while $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins. The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ($\overline{\text{WE}}$) is HIGH.

Logic Block Diagram







Product Portfolio

Product		Vcc Range (V)		Speed	Power Dissi	pation			
		Min.	Typ.[2]	Max.	(ns)	Operating, I	cc (mA)	Standby, IS	B2(µA)
						Typ.[2]	Max.	Typ.[2]	Max.
CY62256	Commercial	4.5	5.0	5.5	70	28	55	1	5
CY62256L	Com'l / Ind'l				55/70	25	50	2	50
CY62256LL	Commercial				70	25	50	0.1	5
CY62256LL	Industrial				55/70	25	50	0.1	10
CY62256LL	Automotive				55	25	50	0.1	15

Pin Configurations





Pin Definitions

1 III Dellilitions		
Pin Number	Туре	Description
1-10,21,23-26	Input	A ₀ -A ₁₄ . Address Inputs
11-13,15-19,	Input/Output	I/O ₀ -I/O ₇ . Data lines. Used as input or output lines depending on operation
27	Input/Control	₩E. When selected Low, a WRITE is conducted. When selected HIGH, a READ is
		conducted
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	OE. Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins
		behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as
		input data pins
14	Ground	GND. Ground for the device
28	Power Supply	Vcc. Power supply for the device

Notes:

2. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions ($T_A = 25$, Vcc), Parameters are guaranteed by design and characterization, and not 100% tested.



Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature.......-65 to +150

Ambient Temperature with

Power Applied.....-55 to +125

Supply Voltage to Ground Potential

(Pin 28 to Pin 14)....-0.5V to +7.0V

DC Voltage Applied to Outputs

In High-Z State [3]...-0.5V to Vcc +0.5V

DC Input Voltage [3]...-0.5V to Vcc +0.5V

Output Current into Outputs (LOW)	.20mA
Static Discharge Voltage	.>2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	.>200mA
Operating Range	

Range	Ambient Temperature(T _A) ^[4]	Vcc
Commercial	0 to +70	5V ± 10%
Industrial	-40 to +80	5V ± 10%
Automotive	-40 to +125	5V ± 10%

Electrical Characteristics Over the Operating Range

				CY62	2256-55		CY62	256-70		
Parameter	Description	Test Conditions	Test Conditions		Typ.[2]	Max.	Min.	Typ.[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	Vcc=Min., I _{OH} =-1.0mA		2.4			2.4			V
V _{OL}	Output LOW Voltage	Vcc=Min., I _{OL} =2.1mA				0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		Vcc	2.2		Vcc	V
						+0.5V			+0.5V	
V_{IL}	Input LOW Voltage			-0.5		0.8	-0.5		0.8	V
I _{IX}	Output Leakage Current	GND≤ VI≤Vcc		-0.5		+0.5	-0.5		+0.5	μA
I _{OZ}	Output Leakage Current	GND≤Vo≤Vcc, Output Disa	bled	-0.5		+0.5	-0.5		+0.5	μA
Icc	Vcc Operating Supply	Vcc=Max., I _{OUT} =0mA,			28	55		28	55	mA
	Current	$f=f_{MAX}=1/t_{RC}$								
			L		25	50		25	50	mA
			LL		25	50		25	50	mA
I _{SB1}	Automatic CE	Max. Vcc,			0.5	2		0.5	2	mA
	Power-down Current-	V _{IH} ≥V _{IH} or V _{IN} ≤V _{IL} ,	L		0.4	0.6		0.4	0.6	mA
	TTL Inputs	f=f _{MAX}	LL		0.3	0.5		0.3	0.5	mA
I _{SB2}	Automatic CE	Max. Vcc,			1	5		1	5	mA
	Power-down Current-	V _{IN} ≥Vcc-0.3V,	L		2	50		2	50	μΑ
	CMOS Inputs	or V _{IN} ≤0.3V, f=0	LL		0.1	5		0.1	5	μΑ
			LL-Ind'l		0.1	10		0.1	10	μA
			LL-		0.1	15				μΑ
			Auto							

Capacitance [5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A =25 , f=1MHz	6	pF
C _{OUT}	Output Capacitance	Vcc=5.0V	8	pF

Notes:


- $3.V_{IL}$ (min.)=-2.0V for pulse durations of less than 20ns.
- 4.T_A is the "Instant-On" case temperature.
- 5. Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance

Description	Test Conditions	Symbol	DIP	SOIC	TSOP	RTSOP	Unit
Thermal Resistance	Still Air, soldered on a 4.25 x 1.125	Θ JA	75.61	76.56	93.89	93.89	/W
(Junction to Ambient) ^[5]	Inch, 4-layer printed circuit board						
Thermal Resistance		Θις	43.12	36.07	24.64	24.64	/W
(Junction to Case) ^[5]							


AC Test Loads and Waveforms



Data Retention Characteristics

Parameter	Description		Conditions[5]	Min.	Typ.[2]	Max.	Unit
V_{DR}	Vcc for Data Retention			2.0			V
I _{CCDR}	Data Retention Current	L	Vcc=3.0V, CE≥Vcc-0.3V,		2	50	μΑ
		LL	V _{IN} ≥Vcc –0.3V, or V _{IN} ≤0.3V		0.1	5	μΑ
		LL-Ind'l			0.1	10	μΑ
		LL-Auto			0.1	10	μΑ
t _{CDR} [5]	Chip Deselect to Data Retention	Time		0			ns
t _R [5]	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform



Notes:

6. No input may exceed Vcc +0.5.




Switching Characteristics Over the Operating Range [7]

		Cy622	56-55	CY622		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		·				
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE LOW to Data valid		55		70	ns
t _{DOE}	○E LOW to Data valid		25		35	ns
t _{LZOE}	○E LOW to Low-Z ^[8]	5		5		ns
t _{HZOE}	○ HIGH to High-Z ^[8,9]		20		25	ns
t _{LZOE}	○E LOW to LOW-Z ^[8]	5		5		ns
t _{HZCE}	○E LOW to LOW-Z ^[8,9]		20		25	ns
t _{PU}	CE LOW to Power-up	0		0		ns
t _{PD}	CE HIGH to Power-down		55		70	ns
Write Cycle [10,11		•				
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE LOW to Write End	45		60		ns
t _{AW}	Address Set-up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	40		50		ns
t _{SD}	Data Set-up to write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	₩E LOW to High-Z ^[8,9]		20		25	ns
t _{LZWE}	₩E HIGH to Low-Z ^[8]	5		5		ns

Switching Waveforms

Read Cycle NO. 1 [12.13]



Notes:


- 7. Test conditions assume signal transition time of 5 ns or less, timing reference level is of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.
- $8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, and t_{HZCE} is less than t_{LZOE}, and t_{LZWE} for any given device.$
- $9.t_{HZOE}$, t_{HZCE} , and t_{HZWE} are specified with C_L =5pF as in (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.
- 10. The internal Write time of the memory is defined by the overlap of $\overline{\mathbb{CE}}$ LOW and $\overline{\mathbb{WE}}$ LOW. Both signals must be Low to initiate a Write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write.


5


- 11. The minimum Write cycle time for Write cycle #3 (WE controlled, OE LOW) is the sum of the sum o
- 12.Device is continuously selected. ŌĒ, ŌĒ=V_{IL}.
- 13.₩ is HIGH for Read cycle.



Switching Waveforms (continued)








Notes:

- 14.Address valid prior to or coincident with $\overline{\sf CE}$ transition LOW.
- 15.Data I/O is high impedance if □E=V_{IH}.
- 16.If $\overline{\mathsf{CE}}$ goes HIGH simultaneously with $\overline{\mathtt{WE}}$ HIGH, the output remains in a high-impedance state.
- 17. During this period, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)


Write Cycle No. 3 (WE Controlled, OE LOW) [11, 16]






Typical DC and AC Characteristics

NORMALIZED SUPPLY CURRENT Vs. SUPPLY VOLTAGE




SUPPLY VOLTAGE (V)

NORMALIZED ACCESS TIME Vs. SUPPLY VOLTAGE




NORMALIZED SUPPLY CURRENT Vs. AMBIENT TEMPERATURE




AMBIENT TEMPERATURE ()

NORMALIZED ACCESS TIME Vs. AMBIENT TEMPERATURE




AMBIENT TEMPERA TURE ()

OUTPUT SOURCE CURRENT Vs. OUTPUT VOLTAGE




STANDBY CURRENT Vs. AMBIENT TEMPERATURE




AMBIENT TEMPERATURE ()


OUTPUT SINK CURRENT Vs. OUTPUT VOLTAGE






Typical DC and AC Characteristics (continued)







Truth Table

CE	WE	ŌĒ	Inputs/Outputs	Mode	Power
н	X	X	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Output Disabled	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256LL-55SNI SN28		28-lead (300-Mil Narrow Body) Narrow SOIC	Industrial
	CY62256LL-55ZI	Z28	28-lead Thin Small Outline Package	iliuusiilai
	CY62256LL-55SNE	SN28	28-lead (300-Mil Narrow Body) Narrow SOIC	
	CY62256LL-55ZE	Z28	28-lead Thin Small Outline Package	Automotive
	CY62256LL-55ZRE	ZR28	28-lead Reverse Thin Small Outline Package	
70	CY62256-70SNC	SN28	28-lead (300-Mil Narrow Body) Narrow SOIC	Commercial
	CY62256L-70SNC			
	CY62256LL-70SNC			
	CY62256L-70SNI			Industrial
	CY62256LL-70SNI			
	CY62256LL-70ZC	Z28	28-lead Thin Small Outline Package	Commercial
	CY62256LL-70ZI	Z28		Industrial
	CY62256-70PC	P15	28-lead (600-Mil) Molded DIP	Commercial
	CY62256L-70PC	P15		
	CY62256LL-70PC	P15		
	CY62256LL-70ZRI	ZR28	28-lead Reverse Thin Small Outline Package	Industrial




Package Diagrams

28-lead (600-mil) Molded DIP P15



28-lead (300-mil) SNC (Narrow Body) SN28







Package Diagrams (continued)

28-lead Thin Small Outline Package Type 1 (8 x 13.4 mm) Z28

NOTE:ORIENTATION ID MAY BE LOCATED EITHER AS SHOWN IN OPTION I OR OPTION 2



28-lead Reverse Type 1 Thin Small Outline Package (8 x 13.4 mm) ZR28



ALL product and company names mentioned in this document are the trademarks of their respective hoders.





	Document Title: CY62256 256K (32k x 8) Static RAM Document Number: 38-05248							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	113454	03/06/02	MGN	Change from Spec number: 38-00455 to 38-05248 Remove obsolete parts from ordering info, standardize format				
*A	115227	05/23/02	GBI	Changed SN Package Diagram				
*B	116506	09/04/02	GBI	Added footnote 1. Corrected package description in Ordering information table				
*C	238448	See ECN	AJU	Added Automotive product information				