

# 2-Mbit (128 K × 16) Static RAM

#### **Features**

■ Temperature ranges

□ Industrial: -40 °C to 85 °C
□ Automotive-A: -40 °C to 85 °C
□ Automotive-E: -40 °C to 125 °C

■ Pin and function compatible with CY7C1011BV33

■ High speed

□ t<sub>AA</sub> = 10 ns (Industrial and Automotive-A)

 $\Box$  t<sub>AA</sub> = 12 ns (Automotive-E)

■ Low active power

□ 360 mW (max) (Industrial and Automotive-A)

■ 2.0 V data retention

■ Automatic power down when deselected

■ Independent control of upper and lower bits

■ Easy memory expansion with Chip Enable (CE) and Output Enable (OE) features

■ Available in Pb-free 44-pin thin small outline package (TSOP) II, 44-pin thin quad flat package (TQFP), and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA) packages

### **Functional Description**

The CY7C1011CV33 is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 131,072 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.


To write to the device, take  $\overline{\text{CE}}$  and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If  $\overline{\text{BLE}}$  is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. For more information, see the Truth Table on page 11 for a complete description of Read and Write modes.

The input and output pins (I/O $_0$  through I/O $_{15}$ ) are <u>placed</u> in a high impedance state when <u>the</u> device is des<u>elected</u> (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), the BHE and <u>BLE</u> are <u>disabled</u> (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

For a complete list of related documentation, click here.

## **Logic Block Diagram**







### Contents

Pin Configuration	3
Selection Guide	
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Switching Characteristics	
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	18



## **Pin Configuration**

Figure 1. 44-pin TSOP II pinout [1]





Figure 2. 44-pin TQFP pinout



#### Note

NC pins are not connected on the die.



## **Selection Guide**

Description	Description				
Maximum access time		10	12	ns	
Maximum operating current	Industrial	100	95	mA	
	Automotive-A	100	-	mA	
	Automotive-E	_	120	mA	
Maximum CMOS standby current	Industrial	10	10	mA	
	Automotive-A	10	-	mA	
	Automotive-E	_	15	mA	



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature ......—65 °C to +150 °C

Ambient temperature with power applied ......–55 °C to +125 °C

on V<sub>CC</sub> relative to GND <sup>[2]</sup> ......–0.5 V to +4.6 V

DC voltage applied to outputs in High Z state  $^{[2]}$  .....-0.5 V to V<sub>CC</sub>+ 0.5 V

DC input voltage  $^{[2]}$  ......-0.5 V to  $^{V}$ CC+ 0.5 V

Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 301)	5)> 2001 V
Latch up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	3.3 V ± 10%
Automotive-A	–40 °C to +85 °C	
Automotive -E	–40 °C to +125 °C	

### **Electrical Characteristics**

Over the Operating Range

D	Description	Test Conditions			-10	-12		11.14
Parameter	Description				Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	-	2.4	_	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		-	0.4	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage <sup>[2]</sup>			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_CC$	Industrial	-1	+1	-1	+1	μΑ
			Automotive-A	-1	+1	_	_	
			Automotive-E	_	-	-20	+20	1
I <sub>OZ</sub>	Output leakage current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output disabled} \end{array}$	Industrial	-1	+1	-1	+1	μΑ
			Automotive-A	-1	+1	_	_	
			Automotive-E	_	-	-20	+20	
I <sub>CC</sub>	V <sub>CC</sub> operating supply	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA,	Industrial	_	100	_	95	mA
	current	$f = f_{MAX} = 1/t_{RC}$	Automotive-A	_	100	_	_	
			Automotive-E	_	-	_	120	
I <sub>SB1</sub>	Automatic CE power	$Max V_{CC}, \overline{CE} \ge V_{IH},$	Industrial	_	40	_	40	mA
	down current – TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	Automotive-A	_	40	_	_	
			Automotive-E	_	-	_	45	
I <sub>SB2</sub>	Automatic CE power	Max $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$ ,	Industrial	_	10	_	10	mA
	down current – CMOS inputs	$V_{IN} \ge V_{CC} - 0.3 \text{ V, or}$ $V_{IN} \le 0.3 \text{ V, f = 0}$	Automotive-A	_	10	_	-	
		IIV = 3.3 1, 1	Automotive-E	_	-	_	15	

### Note

Document Number: 38-05232 Rev. \*P

<sup>2.</sup>  $V_{IL}$  (min) = -2.0 V for pulse durations of less than 20 ns.



## Capacitance


Parameter [3]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF


### **Thermal Resistance**


Parameter [3]	Description	Test Conditions	44-pin TSOP II	44-pin TQFP	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	44.56	42.66	°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to case)		10.75	14.64	°C/W


### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [4]









- 3. Tested initially and after any design or process changes that may affect these parameters.
- A C characteristics (except High Z) for 10-ns parts are tested using the load conditions shown in Figure 3 (a). All other speeds are tested using the Thevenin load shown in Figure 3 (b). High Z characteristics are tested or all speeds using the test load shown in Figure 3 (d).



## **Switching Characteristics**

Over the Operating Range

		-	10	-12			
Parameter [5]	Description	on -	Min	Max	Min	Max	Unit
Read Cycle				•		•	
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the first access		1	_	1	_	μS
t <sub>RC</sub>	Read cycle time		10	_	12	-	ns
t <sub>AA</sub>	Address to data valid		_	10	-	12	ns
t <sub>OHA</sub>	Data hold from address change		3	_	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid		_	10	-	12	ns
t <sub>DOE</sub>	OE LOW to data valid	Industrial/Automotive-A	_	5	-	6	ns
		Automotive-E	_	-	-	8	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7]</sup>		0	-	0	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>		_	5	-	6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>		3	-	3	-	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>		_	5	-	6	ns
t <sub>PU</sub>	CE LOW to power up	0	-	0	-	ns	
t <sub>PD</sub>	CE HIGH to power down		_	10	-	12	ns
t <sub>DBE</sub>	Byte enable to data valid	Industrial/Automotive-A	_	5	-	6	ns
		Automotive-E	_	_	-	8	
t <sub>LZBE</sub>	Byte enable to Low Z		0	_	0	-	ns
t <sub>HZBE</sub>	Byte disable to High Z		_	5	-	6	ns
Write Cycle [9	, 10]						
t <sub>WC</sub>	Write cycle time		10	_	12	-	ns
t <sub>SCE</sub>	CE LOW to write end		7	_	8	-	ns
t <sub>AW</sub>	Address setup to write end		7	_	8	-	ns
t <sub>HA</sub>	Address hold from write end		0	_	0	-	ns
t <sub>SA</sub>	Address setup to write start		0	_	0	-	ns
t <sub>PWE</sub>	WE pulse width		7	_	8	-	ns
t <sub>SD</sub>	Data setup to write end		5	_	6	-	ns
t <sub>HD</sub>	Data hold from write end		0	-	0	-	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>		3	-	3	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 8]</sup>		_	5	_	6	ns
t <sub>BW</sub>	Byte enable to end of write		7	_	8		ns

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

- 1. lest conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.
   5. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.
   7. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any device.
   8. t<sub>HZOE</sub>, t<sub>HZE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 6. Transition is measured ±500 mV from steady state voltage.
   9. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW, and BHE/BLE LOW. CE, WE, and BHE/BLE must be LOW to initiate a write. The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.
   10. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and thzwe.



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [11, 12]





Figure 5. Read Cycle No. 2 (OE Controlled) [12, 13]



<sup>11. &</sup>lt;u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IL}$ .

<sup>12.</sup> WE is HIGH for read cycle.

<sup>13.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [14, 15]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)




<sup>14.</sup> Data I/O is high impedance if OE, BHE, and/or BLE = V<sub>IH</sub>.

15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [16]



<sup>16.</sup> The minimum write cycle pulse width should be equal to the sum of tsD and thzwe.



## **Truth Table**


CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Χ	Χ	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read – lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read – upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write – lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write – upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	X	Χ	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1011CV33-10ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A
12	CY7C1011CV33-12ZSXE	51-85087	44-pin TSOP II (Pb-free)	Automotive-E


### **Ordering Code Definitions**





## **Package Diagrams**


Figure 9. 44-pin TSOP Z44-II Package Outline, 51-85087






## Package Diagrams (continued)

### Figure 10. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064





#### NDTE:

- 1. JEDEC STD REF MS-026
- 2. BDDY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
  MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
  BDDY LENGTH DIMENSIONS ARE MAX PLASTIC BDDY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85064 \*F



## Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	microampere				
μs	microsecond				
mA	milliampere				
mm	millimeter				
ms	millisecond				
mV	millivolt				
mW	milliwatt				
ns	nanosecond				
%	percent				
pF	pico farad				
V	volt				
W	watt				



# **Document History Page**

Document Title: CY7C1011CV33, 2-Mbit (128 K × 16) Static RAM Document Number: 38-05232							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	117132	HGK	07/31/02	New data sheet.			
*A	118057	HGK	08/19/02	Updated Pin Configuration: Corrected 48-ball FBGA pinout.			
*B	119702	DFP	10/11/02	Replaced FBGA with VFBGA in all instances across the document. Updated Selection Guide: Changed value of CMOS standby current from 8 mA to 10 mA. Updated Pin Configuration: Updated address pinouts to "A0 to A16". Updated Ordering Information: No change in part numbers. Updated package code to BV48A.			
*C	386106	PCI	See ECN	Updated Ordering Information (Added lead-free parts).			
*D	498501	NXR	See ECN	Updated Logic Block Diagram: Corrected typo. Updated Maximum Ratings: Included Static Discharge Voltage. Included Latch up Current. Updated Electrical Characteristics: Changed the description of I <sub>IX</sub> parameter from "Input Load Current" to "Input Leakage Current". Updated Ordering Information.			
*E	522620	VKN	See ECN	Added Thermal Resistance.			
*F	1891366	VKN / AESA	See ECN	Updated Ordering Information (Added -10ZSXA part).			
*G	2428606	VKN / PYRS	See ECN	Removed 15 ns speed bin related information in all instances across the document. Removed Commercial Temperature Range related information in all instances across the document. Updated Pin Configuration: Corrected typo in the 44-pin TSOP and 48-ball FBGA pinout. Updated Ordering Information (Removed inactive parts).			
*H	2664421	VKN / AESA	02/25/09	Added Automotive-E Temperature Range related information (corresponding to 12 ns speed bin) in all instances across the document.  Updated Ordering Information.			
*	2898399	KAO / AJU	03/24/2010	Updated Package Diagrams.			
*J	2950666	VKN	06/11/2010	Added Contents. Updated Ordering Information: Included MPN "CY7C1011CV33-12BVXE". Added Ordering Code Definitions. Added Acronyms. Updated Sales, Solutions, and Legal Information.			
*K	3089939	PRAS	11/13/2010	Updated Ordering Information (Removed inactive parts).			
*L	3276463	KAO	06/07/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Added Units of Measure. Updated Package Diagrams. Updated to new template.			



# **Document History Page** (continued)

Document Title: CY7C1011CV33, 2-Mbit (128 K × 16) Static RAM Document Number: 38-05232							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*M	3591978	TAVA	04/19/2012	Removed 48-ball VFBGA package related information in all instances across the document. Updated Package Diagrams.			
*N	3861271	KAO	01/08/2013	Updated Ordering Information (Updated part numbers). Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E.			
*0	4578508	KAO	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Waveforms: Added Note 16 and referred the same note in Figure 8. Updated Package Diagrams: spec 51-85064 – Changed revision from *E to *F.			
*P	4856402	VINI	07/24/2015	Updated to new template. Completing Sunset Review.			



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/memory

cypress.com/go/powerpsoc

#### **Products**

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory **PSoC** 

**USB Controllers** 

cypress.com/go/psoc **Touch Sensing** cypress.com/go/touch cypress.com/go/USB Wireless/RF cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2002-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.