

CY74FCT16500T CY74FCT162500T

SCCS056A - August 1994 - Revised October 2001

Features

- FCT-C speed at 4.6 ns
- I_{off} supports partial-power- mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- V_{CC} = 5V \pm 10%

CY74FCT16500T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at V_{CC} = 5V, $T_A = 25^{\circ}C$

CY74FCT162500T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at V_{CC} = 5V, T_{A} = 25 $^{\circ}C$

18-Bit Registered Transceivers


Functional Description

These 18-bit universal bus transceivers can be operated in transparent, latched, or clock modes by combining D-type latches and D-type flip-flops. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock inputs (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B-to-A is similar to that of A-to-B and is controlled by OEBA, LEBA, and CLKBA.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16500T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162500T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162500T is ideal for driving transmission lines.





Pin Summary

Name	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input (Active LOW)
CLKBA	B-to-A Clock Input (Active LOW)
А	A-to-B Data Inputs or B-to-A Three-State Outputs
В	B-to-A Data Inputs or A-to-B Three-State Outputs

Function Table^[1,2]

	Inputs						
OEAB	LEAB	CLKAB	Α	В			
L	Х	Х	Х	Z			
Н	Н	Х	L	L			
Н	Н	Х	Н	Н			
Н	L	ι	L	L			
Н	L	ι	Н	Н			
Н	L	н	Х	B ^[3]			
Н	L	L	Х	B ^[4]			

Maximum Ratings^[5, 6]

(Above which the useful life may be impaired. For user guidelines, not tested.) $% \label{eq:stable}$
Storage Temperature Com'l -55°C to +125°C
Ambient Temperature with Power AppliedCom'l -55°C to +125°C
DC Input Voltage0.5V to +7.0V
DC Output Voltage0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)60 to +120 mA
Power Dissipation1.0W
Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{cc}	
Industrial	–40°C to +85°C	$5V \pm 10\%$	

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[8]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	μA
IL	Input LOW Current	V _{CC} =Max., V _I =GND.			±1	μA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	μA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	μA
I _{OS}	Short Circuit Current ^[9]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
lo	Output Drive Current ^[9]	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V ^[10]			±1	μA

Notes:

1.

2.

H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = HIGH Impedance. → to-B data flow is shown, B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA. Output level before the indicated steady-state input conditions were established. Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature 3. 4. 5.

Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
This parameter is specified but not tested.
Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
Tested at +25°C.



Output Drive Characteristics for CY74FCT16500T

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit	
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =-15 mA	2.4	3.5		
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162500T

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
I _{ODL}	Output LOW Current ^[9]	V_{CC} =5V, V_{IN} =V _{IH} or V_{IL} , V_{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[9]	V_{CC} =5V, V_{IN} =V _{IH} or V_{IL} , V_{OUT} =1.5V	-60	–115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[8] ($T_A = +25^{\circ}C$, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	рF

Power Supply Characteristics

Parameter	Description	Test Condition	ons	Typ. ^[7]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V, V _{IN} ≥V _{CC} −0.2V	5	500	μA
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[11]	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[12]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OEAB=OEBA=V _{CC} or GND	V _{IN} =V _{CC} or V _{IN} =GND	75	120	μA/MHz
I _C	Total Power Supply Current ^[13]	$\begin{array}{c c} \mbox{pply Current}^{[13]} & V_{CC} = Max., f_0 = 10 \ \mbox{MHz} & V_{IN} = V_{CC} \ \mbox{or} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ \mbox{MHz}, 50\% \ \mbox{MHz}, 50\% \ \mbox{Duty} & V_{IN} = GND \\ \hline (CLKAB), f_1 = 5 \ \mbox{MHz}, 50\% \ MHz$		0.8	1.7	mA
				1.3	3.2	mA
		V _{CC} =Max., f ₀ =10 MHz, f ₁ =2.5 MHz, 50% Duty	V _{IN} =V _{CC} or V _{IN} =GND	3.8	6.5 ^[14]	mA
		Cycle, Outputs Open,	V _{IN} =3.4V or V _{IN} =GND	8.5	20.8 ^[14]	mA

Notes:

Notes: 11. Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND. 12. This parameter is not directly testable, but is derived for use in Total Power Supply calculations. 13. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CC} D_I f_0 / 2 + f_1 N_1$ $I_{CC} = Quiescent Current with CMOS input levels$ $\Delta I_{CC} = Power Supply Current for a TTL HIGH input (<math>V_{IN}$ =3.4V) $D_H = Duty Cycle for TTL inputs HIGH$ $N_T = Number of TTL inputs at D_H$ $I_{CC} = D_{VC} + D_{CC} +$

- Dynamic Current caused by an input transition pair (HLH or LHL) $I_{CCD} =$
- = Clock frequency for registered devices, otherwise zero f₀
- f₁ = Input signal frequency
- Ń1 = Number of inputs changing at f1
- All currents are in milliamps and all frequencies are in megahertz.
- 14. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[15]

			CY74FC1	162500AT		16500CT/ 162500CT		Fig
Parameter	Description		Min.	Max.	Min.	Max.	Unit	Fig. No. ^[16]
f _{MAX}	CLKAB or CLKBA frequency			150		150	MHz	
t _{PLH} t _{PHL}	Propagation Delay A to B or B to A		1.5	5.1	1.5	4.6	ns	1, 3
t _{PLH} t _{PHL}	Propagation Delay LEBA to A, LEAB to B		1.5	5.6	1.5	5.3	ns	1, 5
t _{PLH} t _{PHL}	Propagation Delay CLKBA to A, CLKAB to B		1.5	5.6	1.5	5.3	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA to A, OEAB to B		1.5	6.0	1.5	5.4	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time OEBA to A, OEAB to B		1.5	5.6	1.5	5.2	ns	1, 7, 8
t _{SU}	Set-Up Time, HIGH or LOW A to CLKAB, B to CLKBA		3.0		3.0		ns	9
t _H	Hold Time, HIGH or LOW A to CLKAB, B to CLKBA		0		0		ns	9
t _{SU}	Set-Up Time, HIGH or LOW	Clock HIGH	3.0		3.0		ns	4
	A to LEAB, B to LEBA	Clock LOW	1.5		1.5		ns	4
t _H	Hold Time, HIGH or LOW A to LEAB, B to LEBA		1.5		1.5		ns	4
t _W	LEAB or LEBA Pulse Width HIGH		3.0		2.5		ns	5
t _W	CLKAB or CLKBA Pulse Width HI	GH or LOW	3.0		3.0		ns	5
t _{SK(O)}	Output Skew ^[17]			0.5		0.5	ns	

Ordering Information CY74FCT16500T

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.6	CY74FCT16500CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16500CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162500T


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.6	CY74FCT162500CTPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162500CTPVCT	O56	56-Lead (300-Mil) SSOP	
5.1	CT74FCT162500ATPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162500ATPVCT	O56	56-Lead (300-Mil) SSOP	1

Notes:

Minimum limits are specified but not tested on Propagation Delays.
See "Parameter Measurement Information" in the General Information section.
Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.



Package Diagrams





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CY74FCT16500CTPVCT	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16500C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT16500CTPVCT	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT16500CTPVCT	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated