



# CYPRESS

## CY7B995

### 2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer

#### Features

- 2.5V or 3.3V operation
- Split output bank power supplies
- Output frequency range: 6 MHz to 200 MHz
- Output-output skew < 100 ps
- Cycle-cycle jitter < 100 ps
- $\pm 2\%$  max output duty cycle
- Selectable output drive strength
- Selectable positive or negative edge synchronization
- Eight LVTTTL outputs driving  $50\Omega$  terminated lines
- LVCMOS/LVTTTL over-voltage tolerant reference input
- Selectable phase-locked loop (PLL) frequency range and lock indicator
- Phase adjustments in 625/1250 ps steps up to  $\pm 7.5$  ns
- (1-6,8,10,12) x multiply and (1/2,1/4)x divide ratios
- Spread-Spectrum-compatible
- Power-down mode
- Selectable reference divider
- Industrial temperature range:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- 44-pin TQFP package


#### Description

The CY7B995 RoboClock is a low-voltage, low-power, eight-output, 200-MHz clock driver. It features output phase programmability which is necessary to optimize the timing of high-performance computer and communication systems.

The user can program both the frequency and the phase of the output banks through nF[0:1] and DS[0:1] pins. The adjustable phase feature allows the user to skew the outputs to lead or lag the reference clock. Any one of the outputs can be connected to feedback input to achieve different reference frequency multiplication and divide ratios and zero input-output delay.

The device also features split output bank power supplies which enable the user to run two banks (1Qn and 2Qn) at a power supply level different from that of the other two banks (3Qn and 4Qn). Additionally, the three-level PE/HD pin controls the synchronization of the output signals to either the rising or the falling edge of the reference clock and selects the drive strength of the output buffers. The high drive option (PE/HD = MID) increases the output current from  $\pm 12$  mA to  $\pm 24$  mA

(3.3V).



**Pin Description**

Pin	Name	I/O <sup>[1]</sup>	Type	Description
39	REF	I	LVTTTL/LVCMOS	<b>Reference Clock Input.</b>
17	FB	I	LVTTTL	<b>Feedback Input.</b>
37	TEST	I	3-Level	<b>When MID or HIGH, disables PLL (except for conditions of note 3).</b> REF goes to all outputs. Set LOW for normal operation.
2	sOE#	I, PD	LVTTTL	<b>Synchronous Output Enable.</b> When HIGH, it stops clock outputs (except 2Q0 and 2Q1) in a LOW state (for PE/HD = H or M) – 2Q0 and 2Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and sOE# is high, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set sOE# LOW for normal operation.
4	PE/HD	I, PU	3-Level	<b>Selects Positive or Negative Edge Control and High or Low output drive strength.</b> When LOW / HIGH the outputs are synchronized with the negative / positive edge of the reference clock, respectively. When at MID level, the output drive strength is increased and the outputs synchronize with the positive edge of the reference clock. Please see <i>Table 9</i> .
34, 33, 36, 35, 43, 42, 1, 44	nF[1:0]	I	3-Level	<b>Select frequency and phase of the outputs.</b> Please see <i>Tables 3, 4, 5, 7, and 8</i> .
41	FS	I	3-Level	<b>Selects VCO operating frequency range.</b> Please see <i>Table 6</i> .
26,27,20,21, 13,14,7,8	nQ[1:0]	O	LVTTTL	<b>Four banks of two outputs.</b> Please see <i>Table 5</i> for frequency settings.
32, 31	DS[1:0]	I	3-Level	<b>Select feedback divider.</b> Please see <i>Table 2</i> .
3	PD#/DIV	I, PU	3-Level	<b>Power down and reference divider control.</b> When LOW, shuts off entire chip. When at MID level, enables the reference divider. Please see <i>Table 1</i> for settings.
30	LOCK	O	LVTTTL	<b>PLL lock indication signal.</b> HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the input.
5,6	V <sub>DD</sub> Q4 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 4 output buffers.</b> Please see <i>Table 10</i> for supply level constraints
15,16	V <sub>DD</sub> Q3 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 3 output buffers.</b> Please see <i>Table 10</i> for supply level constraints
19,28,29	V <sub>DD</sub> Q1 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 1 and Bank 2 output buffers.</b> Please see <i>Table 10</i> for supply level constraints
18,40	V <sub>DD</sub> <sup>[2]</sup>	PWR	Power	<b>Power supply for the internal circuitry.</b> Please see <i>Table 10</i> for supply level constraints
9-12, 22-25, 38	V <sub>SS</sub>	PWR	Power	<b>Ground.</b>

**Device Configuration**

The outputs of the CY7B995 can be configured to run at frequencies ranging from 6 MHz to 200 MHz. The feedback input divider is controlled by the 3-level DS[0:1] pins as indicated in *Table 2* and the reference input divider is controlled by the 3-level PD#/DIV pin as indicated in *Table 1*.

**Table 1. Reference Divider Settings**

PD#/DIV	R–Reference Divider
H	1
M	2
L <sup>[4]</sup>	N/A

**Notes:**

- 'PD' indicates an internal pull-down and 'PU' indicates an internal pull-up.
- A bypass capacitor (0.1µF) should be placed as close as possible to each positive power pin (< 0.2"). If these bypass capacitors are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductance of the traces.
- When TEST = MID and sOE# = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.

**Table 2. Feedback Divider Settings**

DS[1:0]	N-Feedback Input Divider	Permitted Output Divider Connected to FB
LL	2	1 or 2
LM	3	1
LH	4	1,2 or 4
ML	5	1 or 2
MM	1	1,2 or 4
MH	6	1 or 2
HL	8	1 or 2
HM	10	1
HH	12	1

In addition to the reference and feedback dividers, the CY7B995 includes output dividers on Bank3 and Bank4, which are controlled by 3F[1:0] and 4F[1:0] as indicated in *Table 3* and *4*, respectively.

**Table 3. Output Divider Settings – Bank 3**

3F[1:0]	K - Bank3 Output Divider
LL	2
HH	4
Other <sup>[5]</sup>	1

**Table 4. Output Divider Settings – Bank 4**

4F[1:0]	M- Bank4 Output Divider
LL	2
Other <sup>[5]</sup>	1

The divider settings and the FB input to ANY output connection needed to produce various output frequencies are summarized in *Table 5*.

**Table 5. Output Frequency Settings**

Configuration	Output Frequency		
	FB Input Connected to	1Q[0:1] and 2Q[0:1] <sup>[6]</sup>	3Q[0:1]
1Qn or 2Qn	(N / R) x F <sub>REF</sub>	(N / R) x (1 / K) x F <sub>REF</sub>	(N / R) x (1 / M) x F <sub>REF</sub>
3Qn	(N / R) x K x F <sub>REF</sub>	(N / R) x F <sub>REF</sub>	(N / R) x (K / M) x F <sub>REF</sub>
4Qn	(N / R) x M x F <sub>REF</sub>	(N / R) x (M / K) x F <sub>REF</sub>	(N / R) x F <sub>REF</sub>

The 3-level FS control pin setting determines the nominal operating frequency range of the divide-by-one outputs of the device. The CY7B995 PLL operating frequency range that corresponds to each FS level is given in *Table 6*.

**Table 6. Frequency Range Select**

FS	PLL Frequency Range
L	24 to 50MHz
M	48 to 100MHz
H	96 to 200MHz

Selectable output skew is in discrete increments of time unit ( $t_U$ ). The value of  $t_U$  is determined by the FS setting and the maximum nominal frequency. The equation to be used to determine the  $t_U$  value is as follows:

$$t_U = 1 / (f_{NOM} \times MF)$$

where MF is a multiplication factor, which is determined by the FS setting as indicated in *Table 7*.

**Table 7. MF Calculation**

FS	MF	f <sub>NOM</sub> at which t <sub>U</sub> is 1.0ns(MHz)
L	32	31.25
M	16	62.5
H	8	125

**Notes:**

- When PD#/DIV = LOW, the device enters power-down mode
- These states are used to program the phase of the respective banks. Please see *Table 7* and *Table 8*.
- These outputs are undivided copies of the VCO clock. Therefore, the formulas in this column can be used to calculate the VCO operating frequency (FNOM) at a given reference frequency (FREF) and divider and feedback configuration. The user must select a configuration and a reference frequency that will generate a VCO frequency that is within the range specified by FS pin. Please see *Table 6*.

**Table 8. Output Skew Settings**

nF[1:0]	Skew (1Q[0:1],2Q[0:1])	Skew (3Q[0:1])	Skew (4Q[0:1])
LL <sup>[7]</sup>	-4t <sub>U</sub>	Divide By 2	Divide By 2
LM	-3t <sub>U</sub>	-6t <sub>U</sub>	-6t <sub>U</sub>
LH	-2t <sub>U</sub>	-4t <sub>U</sub>	-4t <sub>U</sub>
ML	-1t <sub>U</sub>	-2t <sub>U</sub>	-2t <sub>U</sub>
MM	Zero Skew	Zero Skew	Zero Skew
MH	+1t <sub>U</sub>	+2t <sub>U</sub>	+2t <sub>U</sub>
HL	+2t <sub>U</sub>	+4t <sub>U</sub>	+4t <sub>U</sub>
HM	+3t <sub>U</sub>	+6t <sub>U</sub>	+6t <sub>U</sub>
HH	+4t <sub>U</sub>	Divide By 4	Inverted <sup>[8]</sup>

In addition to determining whether the outputs synchronize to the rising or the falling edge of the reference signal, the 3-level PE/HD pin controls the output buffer drive strength as indicated in Table 9.

**Table 9. PE/HD Settings**

PE/HD	Synchronization	Output Drive Strength <sup>[9]</sup>
L	Negative	Low Drive
M	Positive	High Drive
H	Positive	Low Drive

### Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	Functional @ 2.5V ± 5%	2.25	2.75	V
V <sub>DD</sub>	Operating Voltage	Functional @ 3.3V ± 10%	2.97	3.63	V
V <sub>IN(MIN)</sub>	Input Voltage	Relative to V <sub>SS</sub>	V <sub>SS</sub> -0.3	-	V
V <sub>IN(MAX)</sub>	Input Voltage	Relative to V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V
V <sub>REF(MAX)</sub>	Reference Input Voltage	V <sub>DD</sub> = 3.3V		5.5	V
V <sub>REF(MAX)</sub>	Reference Input Voltage	V <sub>DD</sub> = 2.5V		4.6	V
T <sub>S</sub>	Temperature, Storage	Non Functional	-65	+150	°C
T <sub>A</sub>	Temperature, Operating Ambient	Functional	-40	+85	°C
T <sub>J</sub>	Temperature, Junction	Functional	-	155	°C
∅ <sub>JC</sub>	Dissipation, Junction to Case	Mil-Spec 883E Method 1012.1	-	42	°C/W
∅ <sub>JA</sub>	Dissipation, Junction to Ambient	JEDEC (JESD 51)	-	74	°C/W
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	-	V
UL-94	Flammability Rating	@1/8 in.		V-0	
MSL	Moisture Sensitivity Level			1	
F <sub>IT</sub>	Failure in Time	Manufacturing Testing		10	ppm

**Notes:**

- LL disables outputs if TEST = MID and sOE# = HIGH.
- When 4Q[0:1] are set to run inverted (HH mode), sOE# disables these outputs HIGH when PE/HD = HIGH or MID, sOE# disables them LOW when PE/HD = LOW.
- Please refer to "DC Parameters" section for IOH/IOL specifications.
- V<sub>DDQ1/3/4</sub> must not be set at a level higher than that of V<sub>DD</sub>. They can be set at different levels from each other, e.g., V<sub>DD</sub> = 3.3V, V<sub>DDQ1</sub> = 3.3V, V<sub>DDQ3</sub> = 2.5V and V<sub>DDQ4</sub> = 2.5V.

The CY7B995 features split power supply buses for Banks 1 and 2, Bank 3 and Bank 4, which enables the user to obtain both 3.3V and 2.5V output signals from one device. The core power supply (V<sub>DD</sub>) must be set a level which is equal or higher than that on any one of the output power supplies.

**Table 10. Power Supply Constraints**

V <sub>DD</sub>	V <sub>DDQ1</sub> <sup>[10]</sup>	V <sub>DDQ3</sub> <sup>[10]</sup>	V <sub>DDQ4</sub> <sup>[10]</sup>
3.3V	3.3V or 2.5V	3.3V or 2.5V	3.3V or 2.5V
2.5V	2.5V	2.5V	2.5V

### Governing Agencies

The following agencies provide specifications that apply to the CY7B995. The agency name and relevant specification is listed below.

**Table 11.**

Agency Name	Specification
JEDEC	JESD 51 (Theta JA)
	JESD 65 (Skew, Jitter)
IEEE	1596.3 (Jiter Specs)
UL-194_V0	94 (Moisture Grading)
MIL	883E Method 1012.1 (Therma Theta JC)

**DC Specifications @ 2.5V**

Parameter	Description	Conditions	Min.	Max.	Unit
V <sub>DD</sub>	2.5 Operating Voltage	2.5V ± 5%	2.375	2.625	V
V <sub>IL</sub>	Input LOW Voltage	REF, FB and sOE# Inputs	–	0.7	V
V <sub>IH</sub>	Input HIGH Voltage		1.7	–	V
V <sub>IHH</sub> <sup>[11]</sup>	Input HIGH Voltage	3-Level Inputs, (TEST, FS, nF[1:0], DS[1:0], PD#/DIV, PE/HD). (These pins are normally wired to VDD, GND, or unconnected)	V <sub>DD</sub> – 0.4	–	V
V <sub>IMM</sub> <sup>[11]</sup>	Input MID Voltage		V <sub>DD</sub> /2 – 0.2	V <sub>DD</sub> /2 + 0.2	V
V <sub>ILL</sub> <sup>[11]</sup>	Input LOW Voltage		–	0.4	V
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> /G <sub>ND</sub> , V <sub>DD</sub> = Max; (REF and FB inputs)	–5	5	μA
I <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub>	–	200	μA
		MID, V <sub>IN</sub> = V <sub>DD</sub> /2	–50	50	μA
		LOW, V <sub>IN</sub> = V <sub>SS</sub>	–200	–	μA
I <sub>PU</sub>	Input Pull-Up Current	V <sub>IN</sub> = V <sub>SS</sub> , V <sub>DD</sub> = Max	–25	–	μA
I <sub>PD</sub>	Input Pull-Down Current	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>DD</sub> = Max, (sOE#)	–	100	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12mA (PE/HD = L/H), (nQ[0:1])	–	0.4	V
		I <sub>OL</sub> = 20mA (PE/HD = MID), (nQ[0:1])	–	0.4	V
		I <sub>OL</sub> = 2mA (LOCK)		0.4	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = –12mA (PE/HD = L/H), (nQ[0:1])	2.0	–	V
		I <sub>OH</sub> = –20mA (PE/HD = MID), (nQ[0:1])	2.0	–	V
		I <sub>OH</sub> = –2mA (LOCK)	2.0		V
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = Max, TEST = MID, REF = LOW, sOE# = LOW, Outputs not loaded	–	2	mA
I <sub>DDPD</sub>	Power-down Current	PD#/DIV, sOE# = LOW Test, nF[1:0], DS[1:0] = HIGH; V <sub>DD</sub> = Max	10(typ.)	25	μA
I <sub>DD</sub>	Dynamic Supply Current	@100MHz		150	mA
C <sub>IN</sub>	Input Pin Capacitance			4	pF

**DC Specifications @ 3.3V**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD</sub>	3.3 Operating Voltage	3.3V ± 10%	2.97	3.63	V
V <sub>IL</sub>	Input LOW Voltage	REF, FB and sOE# Inputs	–	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	–	V
V <sub>IHH</sub> <sup>[11]</sup>	Input HIGH Voltage	3-Level Inputs (TEST, FS, nF[1:0], DS[1:0], PD#/DIV, PE/HD); (These pins are normally wired to VDD, GND or unconnected)	V <sub>DD</sub> – 0.6	–	V
V <sub>IMM</sub> <sup>[11]</sup>	Input MID Voltage		V <sub>DD</sub> /2 – 0.3	V <sub>DD</sub> /2 + 0.3	V
V <sub>ILL</sub> <sup>[11]</sup>	Input LOW Voltage		–	0.6	V
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> /G <sub>ND</sub> , V <sub>DD</sub> = Max (REF and FB inputs)	–5	5	μA
I <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub>	–	200	μA
		MID, V <sub>IN</sub> = V <sub>DD</sub> /2	–50	50	μA
		LOW, V <sub>IN</sub> = V <sub>SS</sub>	–200	–	μA
I <sub>PU</sub>	Input Pull-Up Current	V <sub>IN</sub> = V <sub>SS</sub> , V <sub>DD</sub> = Max	–25	–	μA
I <sub>PD</sub>	Input Pull-Down Current	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>DD</sub> = Max, (sOE#)	–	100	μA

**Note:**

11. These Inputs are normally wired to VDD, GND or unconnected. Internal termination resistors bias unconnected inputs to VDD/2.

**DC Specifications @ 3.3V** (continued)

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12 mA (PE/HD = L/H), (nQ[0:1])	–	0.4	V
		I <sub>OL</sub> = 24 mA (PE/HD = MID), (nQ[0:1])	–	0.4	V
		I <sub>OL</sub> = 2 mA (LOCK)		0.4	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = –12 mA (PE/HD = L/H), (nQ[0:1])	2.4	–	V
		I <sub>OH</sub> = –24 mA (PE/HD = MID), (nQ[0:1])	2.4	–	V
		I <sub>OH</sub> = –2 mA (LOCK)	2.4		V
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = Max, TEST = MID, REF = LOW, sOE# = LOW, Outputs not loaded	–	2	mA
I <sub>DDPD</sub>	Power Down Current	PD#/DIV, sOE# = LOW, Test, nF[1:0], DS[1:0] = HIGH, V <sub>DD</sub> = Max	10(typ.)	25	μA
I <sub>DD</sub>	Dynamic Supply Current	@100 MHz		230	mA
C <sub>IN</sub>	Input Pin Capacitance			4	pF

**AC Input Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
T <sub>R</sub> , T <sub>F</sub>	Input Rise/Fall Time	0.8V – 2.0V	–	10	ns/V
T <sub>PWC</sub>	Input Clock Pulse	HIGH or LOW	2	–	ns
T <sub>DCIN</sub>	Input Duty Cycle		10	90	%
F <sub>REF</sub>	Reference Input Frequency <sup>[12]</sup>	FS = LOW	2	50	MHz
		FS = MID	4	100	
		FS = HIGH	8	200	

**Switching Characteristics**

Parameter	Description	Condition	Min.	Max.	Unit
F <sub>OR</sub>	Output frequency range		6	200	MHz
VCO <sub>LR</sub>	VCO Lock Range		200	400	MHz
VCO <sub>LBW</sub>	VCO Loop Bandwidth		0.25	3.5	MHz
t <sub>SKEWPR</sub>	Matched-Pair Skew <sup>[13]</sup>	Skew between the earliest and the latest output transitions within the same bank.	–	100	ps
t <sub>SKEW0</sub>	Output-Output Skew <sup>[13]</sup>	Skew between the earliest and the latest output transitions among all outputs at 0t <sub>U</sub> .	–	200	ps
t <sub>SKEW1</sub>		Skew between the earliest and the latest output transitions among all outputs for which the same phase delay has been selected.	–	200	ps
t <sub>SKEW2</sub>		Skew between the nominal output rising edge to the inverted output falling edge	–	500	ps
t <sub>SKEW3</sub>		Skew between non-inverted outputs running at different frequencies	–	500	ps
t <sub>SKEW4</sub>		Skew between nominal to inverted outputs running at different frequencies	–	500	ps
t <sub>SKEW5</sub>		Skew between nominal outputs at different power supply levels	–	650	ps

**Notes:**

12. IF PD#/DIV is in HIGH level (R-reference divider = 1). Reference Input Frequency = F<sub>REF</sub>. IF PD#/DIV is in MID level (R-reference divider = 2). Reference Input Frequency = F<sub>REF</sub> × 2.

13. Test Load = 20 pF, terminated to VCC/2. All outputs are equally loaded.

**Switching Characteristics** (continued)


Parameter	Description	Condition	Min.	Max.	Unit
$t_{PART}$	Part-Part Skew	Skew between the outputs of any two devices under identical settings and conditions (VDDQ, VDD, temp, air flow, frequency, etc.)	–	750	ps
$t_{PD0}$	Ref to FB Propagation Delay <sup>[14]</sup>		–250	+250	ps
$t_{ODCV}$	Output Duty Cycle	Fout < 100 MHz, Measured at VDD/2	48	52	%
		Fout > 100 MHz, Measured at VDD/2	45	55	
$t_{PWH}$	Output High Time Deviation from 50%	Measured at 2.0V for VDD = 3.3V and at 1.7V for VDD = 2.5V.	–	1.5	ns
$t_{PWL}$	Output Low Time Deviation from 50%	Measured at 0.8V for VDD = 3.3V and at 0.7V for VDD = 2.5V.	–	2.0	ns
$t_R/t_F$	Output Rise/Fall Time	Measured at 0.8V–2.0V for VDD = 3.3V and 0.7V–1.7V for VDD = 2.5V	0.15	1.5	ns
$t_{LOCK}$	PLL lock time <sup>[15,16]</sup>		–	0.5	ms
$t_{CCJ}$	Cycle-Cycle Jitter	Divide by 1 output frequency, FS = L, FB = divide by any	–	100	ps
		Divide by 1 output frequency, FS = M/H, FB = divide by any	–	150	ps

**Notes:**






14.  $t_{PD}$  is measured at 1.5V for VDD = 3.3V and at 1.25V for VDD = 2.5V with REF rise/fall times of 0.5ns between 0.8V–2.0V.

15.  $t_{LOCK}$  is the time that is required before outputs synchronize to REF. This specification is valid with stable power supplies which are within normal operating limits.


16. Lock detector circuit may be unreliable for input frequencies lower than 4MHz, or for input signals which contain significant jitter.

**AC Timing Definitions**





**AC TEST LOADS AND WAVEFORMS**

**Figure 1.**

**Figure 2.**

**Figure 3.**
**Ordering Information**

Part Number	Package Type	Product Flow
CY7B995AC	44 TQFP	Commercial, 0° to 70°C
CY7B995ACT	44 TQFP – Tape and Reel	Commercial, 0° to 70°C
CY7B995AI	44 TQFP	Industrial, –40° to 85°C
CY7B995AIT	44 TQFP – Tape and Reel	Industrial, –40° to 85°C


**Package Drawing and Dimension**
**44-lead Thin Plastic Quad Flat Pack (10 x 10 x 1.0 mm) A44SB**


DIMENSIONS ARE IN MILLIMETERS



DETAIL A

51-85155\*A



RoboClock is a registered trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

<b>Document Title: CY7B995 Roboclock<sup>®</sup> 2.5/3.3V 200-MHz High-speed Multi-phase PLL Clock Buffer</b>				
<b>Document Number: 38-07337</b>				
<b>REV.</b>	<b>ECN No.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	122626	01/10/03	RGL	New Data Sheet
*A	205743	See ECN	RGL	Changed Pin 5 from VDD to VDDQ4, Pin 16 from VDD to VDDQ3 and Pin 29 from VDD to VDDQ1 Added pin 1 indicator in the Pin Configuration Drawing