



# CY7C09159AV

# 3.3-V 8 K × 9 Synchronous Dual Port Static RAM


## Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- Flow-through/Pipelined device
   8 K × 9 organization (CY7C09159AV)
- Three Modes
  - □ Flow-through
  - Pipelined
  - ⊐ Burst
- Pipelined output mode on both ports allows fast 67-MHz operation
- 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power
- High-speed clock to data access 9 ns (max.)

- 3.3 V Low operating power □ Active = 135 mA (typical)
  - □ Standby = 10  $\mu$ A (typical)
- Fully synchronous interface for easier operation
- Burst counters increment addresses internally
  - □ Shorten cycle times
  - Minimize bus noise
  - Supported in Flow-through and Pipelined modes
- Dual chip enables for easy depth expansion
- Automatic power-down
- Commercial temperature ranges
- Available in 100-pin thin quad plastic flatpack (TQFP)

### ■ Pb-free packages available

For a complete list of related documentation, click here.



# Logic Block Diagram

**Cypress Semiconductor Corporation** Document Number: 38-06053 Rev. \*F 198 Champion Court

٠

San Jose, CA 95134-1709
 408-943-2600
 Revised November 20, 2014



### **Functional Description**

The CY7C09159AV is a high-speed synchronous CMOS 8 K × 9 dual-port static RAM. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory.<sup>[1]</sup> Registers on control, address, and data lines allow for minimal setup and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid t<sub>CD2</sub> = 9 ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available t<sub>CD1</sub> = 20 ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the

LOW- to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE}_0$  or LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{CE}_0$  LOW and  $\overline{CE}_1$  HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A <u>port's</u> burst counter is loaded with the <u>port's</u> Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin thin quad plastic flatpack (TQFP) packages.



# CY7C09159AV


# Contents

Pin Configuration	4
100-Pin TQFP (Top View)	4
Selection Guide	4
Pin Definitions	5
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Over the Operating Range	6
Capacitance	6
AC Test Loads	6
Switching Characteristics	
Over the Operating Range	7

Switching Waveforms	8
Ordering Information1	6
Ordering Code Definitions1	6
Package Diagram1	
Acronyms1	7
Document Conventions1	7
Units of Measure1	7
Document History Page1	8
Sales, Solutions, and Legal Information1	9
Worldwide Sales and Design Support1	9
Products1	9
PSoC Solutions1	9



## **Pin Configuration**



### **Selection Guide**

	CY7C09159AV _9	Unit
f <sub>MAX2</sub> (Pipelined)	67	MHz
Max access time (clock to data, pipelined)	9	ns
Typical operating current I <sub>CC</sub>	135	mA
Typical standby current for I <sub>SB1</sub> (Both ports TTL level)	20	mA
Typical standby current for I <sub>SB3</sub> (Both ports CMOS level)	10	μΑ



## **Pin Definitions**

Left Port	Right Port	Description
A <sub>0L</sub> -A <sub>12L</sub>	A <sub>0R</sub> -A <sub>12R</sub>	Address inputs (A <sub>0</sub> -A <sub>12</sub> for 8 K devices).
ADSL	ADS <sub>R</sub>	Address strobe input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins.
CE <sub>0L</sub> ,CE <sub>1L</sub>	CE <sub>0R</sub> ,CE <sub>1R</sub>	Chip enable in <u>put</u> . To select either the left or right port, both $\overline{CE}_0$ AND $CE_1$ must be asserted to their active states ( $CE_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ ).
CLKL	CLK <sub>R</sub>	Clock signal. This input can be free-running or strobed. Maximum clock input rate is f <sub>MAX</sub> .
CNTENL	CNTENR	Counter enable input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.
CNTRSTL	CNTRST <sub>R</sub>	Counter reset input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O <sub>0L</sub> -I/O <sub>8L</sub>	I/O <sub>0R</sub> -I/O <sub>8R</sub>	Data bus input/output (I/O <sub>0</sub> –I/O <sub>8</sub> for x9 devices).
OEL	ŌĒ <sub>R</sub>	Output enable input. This signal must be asserted LOW to enable the I/O data pins during read operations.
R/WL	R/W <sub>R</sub>	Read/Write enable input. This signal is asserted LOW to write to the dual-port memory array. For read operations, assert this pin HIGH.
FT/PIPEL	FT/PIPE <sub>R</sub>	Flow-through/Pipelined select input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.
GND	-	Ground Input.
NC		No connect.
V <sub>CC</sub>		Power input.

## Maximum Ratings<sup>[2]</sup>

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C	)
Ambient temperature with power applied55 °C to +125 °C	)
Supply voltage to ground potential0.5 V to +4.6 \	/
DC voltage applied to outputs in High Z state0.5 V to V <sub>CC</sub> +0.5 V	/
DC input voltage –0.5 V to V <sub>CC</sub> +0.5 \	/
Output current into outputs (LOW)	٩
Static discharge voltage>2001 \	/
Latch-up current>200 mA	٩

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	3.3 V ± 300 mV




## Electrical Characteristics Over the Operating Range

			C	(7C09159	AV	
Parameter	Parameter Description					Unit
			Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage ( $V_{CC}$ = Min., $I_{OH}$ = -4.0 mA)		2.4	_	-	V
V <sub>OL</sub>	Output LOW voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = +4.0 mA)		_	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0	_	-	V
V <sub>IL</sub>	Input LOW voltage		-	_	0.8	V
I <sub>OZ</sub>	Output leakage current	-10	_	10	μA	
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA)	Commercial	_	135	230	mA
	outputs disabled	Industrial			_	mA
I <sub>SB1</sub> <sup>[3]</sup>	Standby current (Both ports TTL level)	Commercial	-	20	75	mA
	$CE_L \& CE_R \ge V_{IH}, f = f_{MAX}$	Industrial			•	mA
I <sub>SB2</sub> <sup>[3]</sup>	Standby current (One port TTL level)	Commercial	-	95	155	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Industrial			_	mA
I <sub>SB3</sub> <sup>[3]</sup>	Standby current (Both ports CMOS level)	Commercial	-	10	500	μA
	$CE_L$ and $CE_R \ge V_{CC} - 0.2$ V, f = 0	Industrial			_	μA
I <sub>SB4</sub> <sup>[3]</sup>	Standby current (One port CMOS level)	Commercial	-	85	115	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Industrial			•	mA

### Capacitance

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output capacitance	V <sub>CC</sub> = 3.3 V	10	pF

## AC Test Loads



Note\_\_\_\_\_3.  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $CE_1$  must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$  and  $CE_1 \ge V_{IH}$ ).

including scope and jig)



# Switching Characteristics Over the Operating Range

		CY7C0	9159AV	
Parameter	Description	_	9	Unit
		Min	Max	
f <sub>MAX1</sub>	f <sub>Max</sub> flow-through	-	40	MHz
f <sub>MAX2</sub>	f <sub>Max</sub> pipelined	-	67	MHz
t <sub>CYC1</sub>	Clock cycle time – flow-through	25	_	ns
t <sub>CYC2</sub>	Clock cycle time – pipelined	15	_	ns
t <sub>CH1</sub>	Clock HIGH time – flow-through	12	_	ns
t <sub>CL1</sub>	Clock LOW time – flow-through	12	_	ns
t <sub>CH2</sub>	Clock HIGH time – pipelined	6	_	ns
t <sub>CL2</sub>	Clock LOW time – pipelined	6	_	ns
t <sub>R</sub>	Clock rise time	_	3	ns
t <sub>F</sub>	Clock fall time	_	3	ns
t <sub>SA</sub>	Address setup time	4	_	ns
t <sub>HA</sub>	Address hold time	1	_	ns
t <sub>SC</sub>	Chip enable setup time	4	_	ns
t <sub>HC</sub>	Chip enable hold time	1	_	ns
t <sub>SW</sub>	R/W setup time	4	_	ns
t <sub>HW</sub>	R/W hold time	1	_	ns
t <sub>SD</sub>	Input data setup time	4	_	ns
t <sub>HD</sub>	Input data hold time	1	_	ns
t <sub>SAD</sub>	ADS setup time	4	_	ns
t <sub>HAD</sub>	ADS hold time	1	_	ns
t <sub>SCN</sub>	CNTEN setup time	4	_	ns
t <sub>HCN</sub>	CNTEN hold time	1	_	ns
t <sub>SRST</sub>	CNTRST setup time	4	_	ns
t <sub>HRST</sub>	CNTRST hold time	1	_	ns
t <sub>OE</sub>	Output enable to data valid	_	10	ns
t <sub>OLZ</sub>	OE to Low Z	2	_	ns
t <sub>OHZ</sub>	OE to High Z	1	7	ns
t <sub>CD1</sub>	Clock to data valid - flow-through	-	20	ns
t <sub>CD2</sub>	Clock to data valid - pipelined	-	9	ns
t <sub>DC</sub>	Data output hold after clock HIGH	2	_	ns
t <sub>скнz</sub>	Clock HIGH to output high Z	2	9	ns
t <sub>CKLZ</sub>	Clock HIGH to output low Z	2	_	ns
Port to Port Dela	ays	1	1	
t <sub>CWDD</sub>	Write port clock high to read data delay	-	40	ns
t <sub>ccs</sub>	Clock to clock setup time	-	15	ns



## **Switching Waveforms**





Figure 1. Read Cycle for Flow-Through Output  $(\overline{FT}/PIPE = V_{IL})^{[4, 5, 6, 7]}$ 

### Notes

A. <u>OE</u> is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
5. <u>ADS</u> = V<sub>IL</sub>, <u>CNTEN</u> and <u>CNTRST</u> = V<sub>IH</sub>
6. The output is disabled (high-impedance state) by <u>CE<sub>0</sub>=V<sub>IH</sub> or CE<sub>1</sub> = V<sub>IL</sub> following the next rising edge of the clock.</u>
7. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.






### Notes

- Notes
  8. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this data sheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
  9. OE and ADS = V<sub>IL</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>IH</sub>.
  10. The same waveforms apply for a right port write to flow-through left port read.
  11. <u>CE<sub>0</sub></u> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
  12. OE = V<sub>IL</sub> for the right port, which is being read from. OE = V<sub>IH</sub> for the left port, which is being written to.
  13. It t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub>>maximum specified, then data is not valid until t<sub>CCS</sub> + t<sub>CD1</sub>. t<sub>CWDD</sub> does not apply in this case.






Notes

14. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only 15. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. 16.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ . 17. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.









- Notes 18.  $\overline{ADS} = V_{IL}$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = V_{IH}$ 19. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only 20. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. 21.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ,  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ . 22. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.











Note 23.  $\overline{CE}_0$  and  $\overline{OE}$  = V<sub>IL</sub>; CE<sub>1</sub>, R/W and  $\overline{CNTRST}$  = V<sub>IH</sub>.






Figure 11. Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>[24, 25]</sup>

### Notes

24.  $\overline{CE_0}$  and  $\overline{R/W} = V_{IL}$ ;  $\overline{CE_1}$  and  $\overline{CNTRST} = V_{IH}$ . 25. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .






Figure 12. Counter Reset (Pipelined Outputs)<sup>[26, 27, 28, 29]</sup>

Notes

- 26. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only 27. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals. 28.  $\overline{CE}_0 = V_{IL}$ ;  $\overline{CE}_1 = V_{IH}$ . 29. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



# Table 1. Read/Write and Enable Operation<sup>[30, 31, 32]</sup>

		Inputs		Outputs		
OE	CLK	CE0	CE1	R/W	I/O <sub>0</sub> —I/O <sub>9</sub>	Operation
Х		Н	Х	Х	High-Z	Deselected <sup>[33]</sup>
Х		Х	L	Х	High-Z	Deselected <sup>[33]</sup>
Х		L	Н	L	D <sub>IN</sub>	Write
L		L	Н	Н	D <sub>OUT</sub>	Read <sup>[33]</sup>
Н	Х	L	Н	Х	High-Z	Outputs disabled

 Table 2. Address Counter Control Operation<sup>[30, 34, 35, 36]</sup>

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	Х	μ	Х	Х	L	D <sub>out(0)</sub>	Reset	Counter reset to address 0
A <sub>n</sub>	Х	μ	L	Х	Н	D <sub>out(n)</sub>	Load	Address load into counter
Х	A <sub>n</sub>		Н	Н	Н	D <sub>out(n)</sub>	Hold	External address blocked—counter disabled
Х	A <sub>n</sub>		Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter enabled—internal address generation

- **Notes** 30. "X" = "don't care," "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>. 31. <u>ADS</u>, <u>CNTEN</u>, <u>CNTRST</u> = "don't care." 32. OE is <u>an</u> asynchronous input signal. 33. <u>When CE</u> changes state in the <u>pi</u>pelined mode, deselection and read happen in the following clock cycle. 34. CE<sub>0</sub> and OE = V<sub>IL</sub>; CE<sub>1</sub> and R/W = V<sub>IH</sub>. 35. Data shown for Flow-through mode; <u>pipe</u>lined mode output will be delayed by one cycle. 36. Counter operation is independent of CE<sub>0</sub> and CE<sub>1</sub>.




### **Ordering Information**

### Table 3. 8 K × 9 3.3-V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
9	CY7C09159AV-9AXC	A100	100-Pin Pb-free Thin Quad Flat Pack	Commercial

### **Ordering Code Definitions**






### **Package Diagram**

### Figure 13. 100-Pin TQFP (14 × 14 × 1.4 mm)

100 Lead Thin Plastic Quad Flatpack 14 X 14 X 1.4mm - A100



NOTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in 0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS R 0.08 MIN. 0.20 MAX. 0° MIN. -STAND-DFF 0.05 MIN. 0.15 MAX. 0.25 GAUGE PLANE T R 0.08 MIN. 0.20 MAX. 0.-7. DETAILA 0.60±0.15 0.20 1.00 REF. NDTE: PKG. CAN HAVE ΠR TOP LEFT CORNER CHAMFER 4 CORNERS CHAMFER

51-85048 \*I

### Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
TQFP	thin quad plastic flatpack
I/O	input/output
SRAM	static random access memory

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
mA	milliampere		
mV	millivolt		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Document Title: CY7C09159AV 3.3-V 8 K × 9 Synchronous Dual Port Static RAM Document Number: 38-06053					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	110205	SZV	11/15/01	Change from Spec number: 38-00839 to 38-06053	
*A	122303	RBI	12/27/02	Power up requirements added to Maximum Ratings Information	
*B	393581	YIM	See ECN	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C09159AV-9AXC, CY7C09159AV-12AXC, CY7C09169AV-12AXC, CY7C09169AV-12AXI	
*C	2897159	RAME	03/22/10	Removed inactive parts from ordering information and updated package diagram.	
*D	3076884	ADMU	11/02/10	Updated as per latest template Added Acronyms and Units of Measure table Added Ordering Code Definitions.	
*E	3432711	ADMU	11/08/11	Updated template according to current CY standards. Removed information on CY7C09169AV. Removed speed bin –12. Updated package diagram.	
*F	4575241	ADMU	11/19/2014	Added related documentation hyperlink in page 1. Updated Figure 13 in Package Diagram (spec 51-85048 *E to *I).	



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-06053 Rev. \*F