

Features

- 3.3V operation (3.0V 3.6V)
- High speed
 - t_{AA} = 10 ns
- Low active power
 - 540 mW (max., 12 ns)
- Very Low standby power
 - 330 μW (max., "L" version)
- Automatic power-down when deselected
- Independent Control of Upper and Lower bytes
- Available in 44-pin TSOP II and 400-mil SOJ

Functional Description

The CY7C1020V is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking chip enable (\overline{CE}) and write enable (\overline{WE}) inputs LOW. If byte low enable

CY7C1020V


32K x 16 Static RAM

(BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₄). If byte high enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₄).

Reading from the device is accomplished by taking chip enable (\overline{CE}) and output enable (\overline{OE}) LOW while forcing the write enable (\overline{WE}) HIGH. If byte low enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If byte high enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O_1 through I/O_{16}) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1020V is available in standard 44-pin TSOP type II and 400-mil-wide SOJ packages.



Selection Guide

		7C1020V-10	7C1020V-12	7C1020V-15	7C1020V-20
Maximum Access Time (ns)		10	12	15	20
Maximum Operating Current (mA)		130	120	110	100
	L	100	90	80	70
Maximum CMOS Standby Current (mA)		1	1	1	1
	L	0.1	0.1	0.1	0.1



Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative $GND^{[1]}$ –0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State ^[1] 0.5V to V _{CC} +0.5V DC Input Voltage ^[1] 0.5V to V _{CC} +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	.>2001V
Lotoh Un Current	200 m

Latch-Up Current......>200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{CC}
Commercial	0°C to +70°C	3.0V - 3.6V
Industrial	–40°C to +85°C	3.0V - 3.6V

Electrical Characteristics Over the Operating Range

				7C1020V-10) 7C1020V-12		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = - 4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.3V	2.0	V _{CC} + 0.3V	V	
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$, Output Disat	oled	-2	+2	-2	+2	μΑ
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max.			130		120	mA
		$I_{OUT} = 0 \text{ mÅ},$ $f = f_{MAX} = 1/t_{RC}$	L		100		90	mA
I _{SB1}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$			15		15	mA
	Power-Down Current — TTL Inputs	$V_{IN} \ge V_{IH} \text{ or}$ $V_{IN} \le V_{IL}, f = f_{MAX}$	L		7		7	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			1		1	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{l} \hline CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \text{ f=0} \end{array}$	L		100		100	μA

Notes:

1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. 2. T_A is the "instant on" case temperature.



Electrical Characteristics Over the Operating Range (continued)

				7C102	20V-15	0V-15 7C1020V-20		
Parameter	Description	Description Test Conditions			Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = - 4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3V	2.0	V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$, Output Disa	bled	-2	+2	-2	+2	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max.			110		100	mA
		$I_{OUT} = 0 \text{ mÅ},$ $f = f_{MAX} = 1/t_{RC}$	L		80		70	mA
I _{SB1}	Automatic CE	Max. V _{CC} , <u>CE</u> ≥ V _{IH}			15		15	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = f _{MAX}	L		7		7	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			1		1	mA
-	Power-Down Current — CMOS Inputs	$\begin{array}{l} \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{or } \text{V}_{\text{IN}} \leq 0.3\text{V}, \text{ f=0} \end{array}$	L		100		100	μA


Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	8	pF

Notes:

3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms





Switching Characteristics^[4] Over the Operating Range

		7C102	7C1020V-10		7C1020V-12		7C1020V-15	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE							
t _{RC}	Read Cycle Time	10		12		15		ns
t _{AA}	Address to Data Valid		10		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12		15	ns
t _{DOE}	OE LOW to Data Valid		5		6		7	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		5		6		7	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		5		6		7	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		12		15	ns
t _{DBE}	Byte enable to Data Valid		5		6		7	ns
t _{LZBE}	Byte enable to Low Z	0		0		0		ns
t _{HZBE}	Byte disable to High Z		5		6		7	ns
WRITE CYC	LE ^[7]							
t _{WC}	Write Cycle Time	10		12		15		ns
t _{SCE}	CE LOW to Write End	8		9		10		ns
t _{AW}	Address Set-Up to Write End	7		8		10		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	7		8		10		ns
t _{SD}	Data Set-Up to Write End	5		6		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		5		6		7	ns
t _{BW}	Byte enable to end of write	7		8		9		ns

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance. 4.

5.


 t_{HZOE} , t_{HZOE} , t_{HZOE} , t_{HZOE} , t_{HZOE} and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} for any given device. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 6. 7.



Switching Characteristics^[4] Over the Operating Range (continued)

		7C10			
Parameter	Description	Min.	Max.	Unit	
READ CYC	ĹĒ				
t _{RC}	Read Cycle Time	20		ns	
t _{AA}	Address to Data Valid		20	ns	
t _{OHA}	Data Hold from Address Change	3		ns	
t _{ACE}	CE LOW to Data Valid		20	ns	
t _{DOE}	OE LOW to Data Valid		9	ns	
t _{LZOE}	OE LOW to Low Z	0		ns	
t _{LZCE}	CE LOW to Low Z ^[6]	3		ns	
t _{HZCE}	CE HIGH to High Z ^[5, 6]		9	ns	
t _{PU}	CE LOW to Power-Up	0		ns	
t _{PD}	CE HIGH to Power-Down		20	ns	
t _{DBE}	Byte enable to Data Valid		9	ns	
t _{LZBE}	Byte enable to Low Z	0		ns	
t _{HZBE}	Byte disable to High Z		9	ns	
WRITE CYC		·			
t _{WC}	Write Cycle Time	20		ns	
t _{SCE}	CE LOW to Write End	12		ns	
t _{AW}	Address Set-Up to Write End	12		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Set-Up to Write Start	0		ns	
t _{PWE}	WE Pulse Width	12		ns	
t _{SD}	Data Set-Up to Write End	10		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{LZWE}	WE HIGH to Low Z ^[6]	3		ns	
t _{HZWE}	WE LOW to High Z ^[5, 6]		9	ns	
t _{BW}	Byte enable to end of write	12		ns	

Switching Waveforms




Notes:

8. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} , and/or $\overline{BHE} = V_{IL}$ 9. WE is HIGH for read cycle.




Switching Waveforms (continued)

Read Cycle No.2 ($\overline{\text{OE}}$ Controlled) ^[9, 10]



Write Cycle No. 1 (CE Controlled)^[11, 12]




Notes:

Address valid prior to or coincident with CE transition LOW.
Data I/O is high impedance if OE or BHE and/or BLE= V_{IH}.
If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)





Write Cycle No.3 (WE Controlled, OE LOW)





Truth Table

CE	OE	WE	BLE	BHE	I/O₁ - I/O₈	I/O ₉ - I/O ₁₆	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1020V33-10VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020V33L-10VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020V33-10ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1020V33L-10ZC	Z44	44-Lead TSOP Type II	Commercial
12	CY7C1020V33-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020V33L-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020V33-12ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1020V33L-12ZC	Z44	44-Lead TSOP Type II	Commercial
15	CY7C1020V33-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020V33L-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020V33-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1020V33L-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1020V33-15ZI	Z44	44-Lead TSOP Type II	Industrial
20	CY7C1020V33L-20ZC	Z44	44-Lead TSOP Type II	Commercial

Document #: 38-00543-B



Package Diagrams

44-Lead (400-Mil) Molded SOJ V34



© Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.