

CY7C10612DV33

16-Mbit (1M × 16) Static RAM

Features

- High speed □ t_{AA} = 10 ns
- Low active power □ I_{CC} = 175 mA at 100 MHz
- Low CMOS standby power □ I_{SB2} = 25 mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic Power-down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 54-pin TSOP II package

Functional Description

The CY7C10612DV33 is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

To write to the device, take Chip Enables (\overline{CE}) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₉). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₉).


To read <u>from</u> the device, take Chip Enables ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by <u>the a</u>ddress pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See Truth Table on page 10 for a complete description of Read and Write modes.

The input or output pins $(I/O_0 \text{ through } I/O_{15})$ are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (\overline{BHE} , BLE HIGH), or during a write operation (\overline{CE} LOW and WE LOW).

The CY7C10612DV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 001-49315 Rev. *E 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 29, 2016



CY7C10612DV33

Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	-
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	10
Ordering Code Definitions	
Package Diagrams	
Acronyms	12
Document Conventions	12
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC Solutions	14



Selection Guide

Description	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	175	mA
Maximum CMOS Standby Current	25	mA

Pin Configuration

F	igure 1.54-pin TS	OP II (Top View) ^[1]	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature	–65 °C to +150 °C
Ambient Temperature with Power Applied	–55 °C to +125 °C
Supply Voltage on V _{CC} Relative to GND ^[2]	–0.5 V to +4.6 V
DC Voltage Applied to Outputs in High Z State ^[2]	–0.5 V to V _{CC} + 0.5 V

DC Input Voltage ^[2]	-0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-1	10	Unit
Farameter	Description	Test conditions	Min	Max	Unit
V _{OH}	Output HIGH voltage	Min V _{CC} , $I_{OH} = -4.0 \text{ mA}$	2.4	-	V
V _{OL}	Output LOW voltage	Min V _{CC} , I _{OL} = 8.0 mA	-	0.4	V
V _{IH}	Input HIGH voltage		2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage ^[2]		-0.3	0.8	V
I _{IX}	Input leakage current	$GND \le V_{IN} \le V_{CC}$	-1	+1	μA
I _{OZ}	Output leakage current	$GND \le V_{OUT} \le V_{CC}$, Output disabled	-1	+1	μA
I _{CC}	V _{CC} operating supply current	V_{CC} = Max, f = f _{MAX} = 1/t _{RC} , l _{OUT} = 0 mA, CMOS levels	-	175	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	$ \begin{array}{l} \text{Max } V_{CC}, \ \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \ \text{or} \ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array} $	-	30	mA
I _{SB2}	Automatic CE power-down current – CMOS Inputs	$ \begin{array}{l} \mbox{Max } V_{CC}, \ \overline{CE} \geq V_{CC} - 0.3 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		25	mA

Capacitance

Parameter ^[3]	Description	Test Conditions	s	-	54-pir	n TSO	PII	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{ V}$				6		pF
C _{OUT}	I/O capacitance					8		pF

Thermal Resistance


Parameter ^[3]	Description	Test Conditions	54-pin TSOP II	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	24.18	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		5.40	°C/W

Note

V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[5]	Max	Unit
V _{DR}	V _{CC} for data retention		2	_	-	V
I _{CCDR}	Data retention current	$ \begin{array}{l} V_{CC} = 2 \ V, \ \overline{CE} \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V \ or \ V_{IN} \leq 0.2 \ V \end{array} $	-	_	25	mA
t _{CDR} ^[6]	Chip deselect to data retention time		0	_	-	ns
t _R ^[7]	Operation recovery time		t _{RC}	_	_	ns

Data Retention Waveform





Notes

- 4. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0 V). 100 μ s (t_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation begins including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0 V) voltage. 5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.
- Tested initially and after any design or process changes that may affect these parameters. 6.
- 7. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} \geq 50 µs or stable at V_{CC(min.)} \geq 50 µs.



AC Switching Characteristics

Over the Operating Range

Parameter ^[4]	Description	-1	0	Unit
Parameter	Description	Min	Max	Unit
Read Cycle				
t _{power}	V _{CC} (typical) to the first access ^[5]	100	-	μS
t _{RC}	Read cycle time	10	-	ns
t _{AA}	Address to data valid	-	10	ns
t _{OHA}	Data hold from address change	3	-	ns
t _{ACE}	CE LOW to data valid	-	10	ns
t _{DOE}	OE LOW to data valid	-	5	ns
t _{LZOE}	OE LOW to low Z	1	-	ns
t _{HZOE}	OE HIGH to high Z ^[6]	-	5	ns
t _{LZCE}	CE LOW to low Z ^[6]	3	-	ns
t _{HZCE}	CE HIGH to high Z ^[6]	-	5	ns
t _{PU}	CE LOW to power-up ^[7]	0	-	ns
t _{PD}	CE HIGH to power-down [7]	-	10	ns
t _{DBE}	Byte enable to data valid	-	5	ns
t _{LZBE}	Byte enable to low Z	1	-	ns
t _{HZBE}	Byte disable to high Z	-	5	ns
Write Cycle ^{[8, 9}	9]			•
t _{WC}	Write cycle time	10	_	ns
t _{SCE}	CE LOW to write end	7	-	ns
t _{AW}	Address setup to write end	7	-	ns
t _{HA}	Address hold from write end	0	-	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	WE pulse width	7	_	ns
t _{SD}	Data setup to write end	5.5	-	ns
t _{HD}	Data hold from write end	0	-	ns
t _{LZWE}	WE HIGH to low Z ^[6]	3	-	ns
t _{HZWE}	WE LOW to high Z ^[6]	-	5	ns
t _{BW}	Byte enable to end of write	7	-	ns

Notes

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part a) of Figure 2 on page 5, unless specified otherwise. t_{POWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.


5.

t_{HZOE}, t_{HZCE}, t_{HZWE}, t_{HZEE}, t_{LZOE}, t_L 6.

7. These parameters are guaranteed by design and are not tested.
8. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. Chip enable must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms



Notes

10. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} . 11. WE is HIGH for read cycle. 12. Address valid before or similar to \overline{CE} transition LOW.



Switching Waveforms (continued)





Figure 6. Write Cycle No. 1 (CE Controlled) ^[13, 14]


Notes

13. Data I/O is high impedance if \overline{OE} , \overline{BHE} , and/or $\overline{BLE} = V_{H}$. 14. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)





15. Data I/O is high impedance if \overline{OE} , \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.





Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read all bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read lower bits only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read upper bits only	Active (I _{CC})
L	Х	L	L	Ļ	Data In	Data In	Write all bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High Z	Write lower bits only	Active (I _{CC})
L	Х	L	Н	L	High Z	Data In	Write upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Packag Diagra		Package Type	Operating Range
10	CY7C10612DV33-10ZSXI	51-8 <mark>51</mark>	60 54-pir	TSOP II (Pb-free)	Industrial
Orderin	ng Code Definitions				


Ordering Code Definitions

	• • • • • • • • • • • • •	• ·•=•/					
Orderiı	Ordering Code Definitions						
			 10 ZS X I Temperature Grade: I = Industrial Pb-free Package Type: ZS = 54-pin TSOP II Speed Grade: 10 ns Voltage range: 3 V to 3.6 V Process Technology: C9, 90 nm Single chip enable Bus width = x 16 Density = 16-Mbit Fast asynchronous SRAM family Technology Code: C = CMOS Marketing Code: 7 = SRAM Company ID: CY = Cypress 				



Package Diagrams

Figure 9. 54-pin TSOP Type II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160







Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description			
BHE	byte high enable			
BLE	byte low enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
OE	output enable			
SRAM	static random access memory			
TSOP	thin small outline package			
TTL	transistor-transistor logic			
WE	write enable			

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μA	microampere				
μs	microsecond				
mA	milliampere				
mm	millimeter				
mV	millivolt				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				





Document History Page

Document Title: CY7C10612DV33, 16-Mbit (1M × 16) Static RAM Document Number: 001-49315

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	2589743	VKN / PYRS	10/15/08	New data sheet.	
*A	2718906	VKN	06/15/09	Post to external web.	
*В	3128718	PRAS	01/05/11	Replaced IO with I/O in all instances across the document. Updated Data Retention Characteristics: Added Note 5 and referred the same note in "Typ" column. Added Ordering Code Definitions under Ordering Information. Updated Package Diagrams. Added Acronyms and Units of Measure. Updated to new template.	
*C	3412972	TAVA	10/18/2011	Updated Features. Updated DC Electrical Characteristics. Updated Switching Waveforms. Updated Package Diagrams. Updated to new template.	
*D	4574311	TAVA	11/19/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85160 – Changed revision from *C to *E.	
*E	5536592	VINI	11/29/2016	Obsolete document. Completing Sunset Review.	





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Automotive	cypress.com/go/automotive		
Clocks & Buffers	cypress.com/go/clocks		
Interface	cypress.com/go/interface		
Lighting & Power Control	cypress.com/go/powerpsoc		
	cypress.com/go/plc		
Memory	cypress.com/go/memory		
Optical & Image Sensing	cypress.com/go/image		
PSoC	cypress.com/go/psoc		
Touch Sensing	cypress.com/go/touch		
USB Controllers	cypress.com/go/USB		
Wireless/RF	cypress.com/go/wireless		

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-49315 Rev. *E

Revised November 29, 2016

All products and company names mentioned in this document may be the trademarks of their respective holders.