

# 1-Mb (32K x 32) Pipelined Sync SRAM

#### **Features**

- · Registered inputs and outputs for pipelined operation
- 32K × 32 common I/O architecture
- 3.3V core power supply
- · 3.3V I/O operation
- Fast clock-to-output times
  - 3.5ns (for 166-MHz device)
  - 4.0 ns (for 133-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self-timed writes
- · Asynchronous output enable
- · Offered in JEDEC-standard 100-pin TQFP package
- · "ZZ" Sleep Mode Option

## Functional Description[1]


The CY7C1215F SRAM integrates 32,768 x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit

counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable  $(\overline{CF_4})$ , depth-expansion Chip Enables  $(CE_2 \text{ and } \overline{CE_3})$ , Burst Control inputs  $(\overline{ADSC}, \overline{ADSP}, \text{ and } \overline{ADV})$ , Write Enables  $(\overline{BW}_{A:DI}, \text{ and } \overline{BWE})$ , and Global Write  $(\overline{GW})$ . Asynchronous inputs include the Output Enable  $(\overline{OE})$  and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin  $(\overline{ADV})$ .

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the Byte Write control inputs. When active LOW causes all bytes to be written.

The CY7C1215F operates from a +3.3V core power supply while all outputs may operate with a +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.



#### Note:


1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.



#### Selection Guide

	166 MHz	133 MHz	Unit
Maximum Access Time	3.5	4.0	ns
Maximum Operating Current	240	225	mA
Maximum CMOS Standby Current	40	40	mA

### **Pin Configuration**





### Pin Definitions

Name	TQFP	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	37,36, 32,33,34, 35,44,45, 46,47,48, 81,82,99, 100	Input- Synchronous	Address Inputs used to select one of the 32K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. $A_1$ , $A_0$ feed the 2-bit counter.
$\overline{\overline{BW}}_A, \overline{\overline{BW}}_B$ $\overline{\overline{BW}}_C, \overline{\overline{BW}}_D$	93,94,95, 96	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	88	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of $\underline{CLK}$ , a global Write is conducted (ALL bytes are written, regardless of the values on $\underline{BW}_{[A:D]}$ and $\underline{BWE}$ ).
BWE	87	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	89	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	98	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device. $\overline{ADSP}$ is ignored if $\overline{CE}_1$ is HIGH.
CE <sub>2</sub>	97	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
CE <sub>3</sub>	92	Input- Synchronous	<b>Chip Enable 3 Input</b> , active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device. Not connected for BGA. Where referenced, $\overline{\text{CE}}_3$ is assumed active throughout this document for BGA.
ŌĒ	86	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging from a deselected state.
ADV	83	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	84	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A <sub>1</sub> , A <sub>0</sub> are also loaded into the burst counter. When $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ are both asserted, only $\overline{\text{ADSP}}$ is recognized. $\overline{\text{ASDP}}$ is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	85	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. $A_1$ , $A_0$ are also loaded into the burst counter. When $\overline{ADSP}$ and $\overline{ADSC}$ are both asserted, only $\overline{ADSP}$ is recognized.
ZZ	64	Input- Asynchronous	<b>ZZ "Sleep" Input, active HIGH</b> . This input, when HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs	52,53,56, 57,58,59, 62,63,68, 69,72,73, 74,75,78, 79,2,3,6, 7,8,9,12, 13,18,19, 22,23,24, 25,28,29	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by "A" during the previous clock rise of the Read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, DQ are placed in a three-state condition.



#### Pin Definitions (continued)

Name	TQFP	I/O	Description
$V_{DD}$	15,41,65, 91	Power Supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	17,40,67, 90	Ground	Ground for the core of the device.
$V_{\mathrm{DDQ}}$	4,11,20, 27,54,61, 70,77	I/O Power Sup- ply	Power supply for the I/O circuitry.
$V_{SSQ}$	5,10,21, 26,55,60, 71,76	I/O Ground	Ground for the I/O circuitry.
MODE	31	Input- Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC	1,14,16, 30,38,39, 42,43,49, 50,51,66, 80		No Connects. Not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1215F supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{[A:D]}$ ) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output three-state control.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (3) the Write signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ ) are all deserted HIGH.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CE}}_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output

registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within  $t_{CO}$  if  $\overline{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the  $\overline{OE}$  signal. Consecutive single Read cycles are supported. Once the  $\overline{SRAM}$  is  $\overline{deselected}$  at clock rise by the chip select and either  $\overline{ADSP}$  or  $\overline{ADSC}$  signals, its output will three-state immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1)  $\overline{ADSP}$  is asserted LOW, and (2)  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $\overline{BW}_{[A:D]}$ ) and  $\overline{ADV}$  inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}\text{-triggered}$  Write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the DQ inputs is written into the corresponding address location in the memory array. If  $\overline{\text{GW}}$  is HIGH, then the Write operation is controlled by  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_{[A:D]}$  signals. The CY7C1215F provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{[A:D]}$ ) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1215F is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will three-state the output drivers. As a safety precaution, DQs are automatically three-stated whenever a Write cycle is detected, regardless of the state of OE.



### Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW<sub>[A:D]</sub>) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to DQ is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1215F is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will three-state the output drivers. As a safety precaution, DQ are automatically three-stated whenever a Write cycle is detected, regardless of the state of OF.

### **Burst Sequences**

The CY7C1215F provides a two-bit wraparound counter, fed by  $A_1$ ,  $A_0$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A <sub>1</sub> , A <sub>0</sub>	Second Address A <sub>1</sub> , A <sub>0</sub>	Third Address A <sub>1</sub> , A <sub>0</sub>	Fourth Address A <sub>1</sub> , A <sub>0</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# Linear Burst Address Table (MODE = GND)

First Address A <sub>1</sub> , A <sub>0</sub>	Second Address A <sub>1</sub> , A <sub>0</sub>	Third Address A <sub>1</sub> , A <sub>0</sub>	Fourth Address A <sub>1</sub> , A <sub>0</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to snooze current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns



#### Truth Table<sup>[2, 3, 4, 5, 6, 7]</sup>

Next Cycle	Add. Used	ZZ	CE <sub>3</sub>	CE <sub>2</sub>	CE <sub>1</sub>	ADSP	ADSC	ADV	OE	DQ	Write
Unselected	None	L	Х	Х	Н	Х	L	Х	Х	Three-State	Х
Unselected	None	L	Н	Х	L	L	Х	Х	Х	Three-State	Х
Unselected	None	L	Х	L	L	L	Х	Х	Х	Three-State	Х
Unselected	None	L	Н	Х	L	Н	L	Х	Х	Three-State	Х
Unselected	None	L	Х	L	L	Н	L	Х	Х	Three-State	X
Begin Read	External	L	L	Н	L	L	Х	Х	Х	Three-State	Х
Begin Read	External	L	L	Н	L	Н	L	Х	Х	Three-State	Read
Continue Read	Next	L	Х	Х	Х	Н	Н	L	Н	Three-State	Read
Continue Read	Next	L	Х	Х	Х	Н	Н	L	L	DQ	Read
Continue Read	Next	L	Х	Х	Н	Х	Н	L	Н	Three-State	Read
Continue Read	Next	L	Х	Х	Н	Х	Н	L	L	DQ	Read
Suspend Read	Current	L	Х	Х	Χ	Н	Н	Н	Н	Three-State	Read
Suspend Read	Current	L	Х	Х	Х	Н	Н	Н	L	DQ	Read
Suspend Read	Current	L	Х	Х	Н	Х	Н	Н	Н	Three-State	Read
Suspend Read	Current	L	Х	Х	Н	Х	Н	Н	L	DQ	Read
Begin Write	Current	L	Х	Χ	Х	Н	Н	Н	Х	Three-State	Write
Begin Write	Current	L	Х	Χ	Н	Х	Н	Н	Х	Three-State	Write
Begin Write	External	L	L	Н	L	Н	Н	Х	Х	Three-State	Write
Continue Write	Next	L	Х	Х	Х	Н	Н	Н	Х	Three-State	Write
Continue Write	Next	L	Х	Х	Н	Х	Н	Н	Χ	Three-State	Write
Suspend Write	Current	L	Х	Х	Х	Н	Н	Н	Χ	Three-State	Write
Suspend Write	Current	L	Х	Х	Н	Х	Н	Н	Χ	Three-State	Write
ZZ "Sleep"	None	Н	Х	Х	Х	Х	Х	Х	Х	Three-State	X

#### Notes:

- 2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- 3. WRITE = L when any one or more Byte Write Enable signals (BW<sub>A</sub>,BW<sub>B</sub>,BW<sub>C</sub>,BW<sub>D</sub>) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BW<sub>A</sub>,BW<sub>B</sub>,BW<sub>C</sub>,BW<sub>D</sub>),BWE, GW=H.

  4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

- 5. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are available only in the TQFP package.
   6. The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>[A:D]</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to Three-State. OE is a don't care for the remainder of the Write cycle
- 7.  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Three-State when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW)-



### Truth Table for Read/Write<sup>[2, 3]</sup>

Function	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	$\overline{BW}_{A}$
Read	Н	Н	X	Х	X	X
Read	Н	L	Н	Н	Н	Н
Write Byte A – DQ <sub>A</sub>	Н	L	Н	Н	Н	L
Write Byte B – DQ <sub>B</sub>	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – DQ <sub>C</sub>	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – DQ <sub>D</sub>	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +4.6V

DC Voltage Applied to Outputs DC Input Voltage.....-0.5V to V<sub>DD</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V -5%/+10%	3.3V –5% to V <sub>DD</sub>

### Electrical Characteristics Over the Operating Range<sup>[8, 9]</sup>

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{\mathrm{DDQ}}$	I/O Supply Voltage			3.135	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{\rm DDQ} = 3.3 \text{V}, V_{\rm DD} = \text{Min.}, I_{\rm OH} = -4$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OL} = 8.0$	mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[8]</sup>	V <sub>DDQ</sub> = 3.3V		2.0	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[8]</sup>	V <sub>DDQ</sub> = 3.3V		-0.3	0.8	V
I <sub>X</sub>	Input Load Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>-</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>				μА
		Input = V <sub>DD</sub>			5	μА
Input Current of ZZ		Input = V <sub>SS</sub>				μА
		Input = V <sub>DD</sub>			30	μА
l <sub>oz</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled		-5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	6-ns cycle,166 MHz		240	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz		225	mA
I <sub>SB1</sub>	Automatic CS	V <sub>DD</sub> = Max, Device Deselected,	6-ns cycle,166 MHz		100	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = $f_{MAX}$ = $1/t_{CYC}$	7.5-ns cycle, 133 MHz		90	mA
I <sub>SB2</sub>	Automatic CS Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0	All speeds		40	mA
I <sub>SB3</sub>	Automatic CS	V <sub>DD</sub> = Max, Device Deselected, or	6-ns cycle,166 MHz		85	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	7.5-ns cycle, 133 MHz		75	mA
I <sub>SB4</sub>	Automatic CS Power-down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speeds		45	mA

Overshoot: V<sub>IH</sub>(AC) < V<sub>DD</sub> +1.5V (Pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL</sub>(AC) > -2V (Pulse width less than t<sub>CYC</sub>/2).
 T<sub>Power-up</sub>: Assumes a linear ramp from 0v to V<sub>DD</sub>(min.) within 200 ms. During this time V<sub>IH</sub> ≤ V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.



### Thermal Resistance<sup>[10]</sup>


Parameter	Description	Test Conditions	TQFP Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	41.83	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	EIA/JESD51	9.99	°C/W

### Capacitance<sup>[10]</sup>

Parameter	Description	Test Conditions		Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>CLK</sub>	Clock Input Capacitance $V_{DD} = 3.3V$ . $V_{DDQ} = 3.3V$		5	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	pF

### **AC Test Loads and Waveforms**

### 3.3V I/O Test Load



#### Note:

<sup>10.</sup> Tested initially and after any design or process change that may affect these parameters.



### Switching Characteristics Over the Operating Range[11, 12]

Parameter		166	166 MHz		ИНz	
	Description	Min.	Max	Min.	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[13]</sup>		1		1	ms
Clock		•			'	
t <sub>CYC</sub>	Clock Cycle Time	6.0		7.5		ns
t <sub>CH</sub>	Clock HIGH	2.5		3.0		ns
t <sub>CL</sub>	Clock LOW	2.5		3.0		ns
Output Time	98	<u>.</u>				
t <sub>co</sub>	Data Output Valid after CLK Rise		3.5		4.0	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	0.5		0.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[14, 15, 16]</sup>	0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[14, 15, 16]</sup>		3.5		4.0	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.5		4.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[14, 15, 16]</sup>	0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[14, 15, 16]</sup>		3.5		4.0	ns
Set-up Time	es	<u>.</u>				
t <sub>AS</sub>	Address Set-up before CLK Rise	1.5		1.5		ns
t <sub>ADS</sub>	ADSC, ADSP Set-up before CLK Rise	1.5		1.5		ns
t <sub>ADVS</sub>	ADV Set-up before CLK Rise	1.5		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>[A:D]</sub> Set-up before CLK Rise	1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up before CLK Rise	1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Set-Up before CLK Rise	1.5		1.5		ns
Hold Times						
t <sub>AH</sub>	Address Hold after CLK Rise	0.5		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold after CLK Rise	0.5		0.5		ns
t <sub>ADVH</sub>	ADV Hold after CLK Rise	0.5		0.5		ns
t <sub>WEH</sub>	GW, BWE, BW <sub>[A:D]</sub> Hold after CLK Rise	0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold after CLK Rise	0.5		0.5		ns


<sup>11.</sup> Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V.
12. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
13. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a Read or Write operation can be initiated.

 <sup>14.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>DeLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 15. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
 16. This parameter is sampled and not 100% tested.



### **Switching Waveforms**

### Read Cycle Timing<sup>[17]</sup>




17. On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



## Switching Waveforms (continued)

Write Cycle Timing<sup>[17, 18]</sup>




#### Note:

18. Full width Write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW and  $\overline{\text{BW}}_{[A:D]}$  LOW.



## Switching Waveforms (continued)

Read/Write Cycle Timing<sup>[17, 19, 20]</sup>




#### Note:

<sup>19.</sup> The data bus (Q) remains in High-Z following a Write cycle unless an  $\overline{\text{ADSP}}$ ,  $\overline{\text{ADSC}}$ , or  $\overline{\text{ADV}}$  cycle is performed. 20.  $\overline{\text{GW}}$  is HIGH.



### Switching Waveforms (continued)

### **ZZ** Mode Timing<sup>[21, 22]</sup>



**Notes:**21. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
22. DQs are in High-Z when exiting ZZ sleep mode.

### **Ordering Information**


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
166	CY7C1215F-166AC	A101	100-lead Thin Quad Flat Pack	Commercial
133	CY7C1215F-133AC	A101	100-lead Thin Quad Flat Pack	



### **Package Diagram**

#### 100-pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



i486 is a trademark, and Intel and Pentium are registered trademarks, of Intel Corporation. PowerPC is a registered trademark of IBM Corporation. All product and company names mentioned in this document may be trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1215F 1-Mb (32K x 32) Pipelined Sync SRAM Document Number: 38-05421					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	200661	See ECN	NJY	New Data Sheet	