

9-Mbit (256K × 36) Pipelined SRAM with NoBL™ Architecture

Features

- Pin-compatible and functionally equivalent to ZBT
- Supports 200 MHz bus operations with zero wait states

 □ Available speed grade is 200 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte write capability
- Single 3.3 V power supply (V_{DD})
- 3.3 V or 2.5 V I/O power supply (V_{DDO})
- Fast clock-to-output times
 □ 3.2 ns (for 200 MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- Available in non Pb-free 165-ball FBGA package
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- "ZZ" sleep mode option and stop clock option

Functional Description

The CY7C1354D are 3.3 V, 256K × 36 synchronous pipelined burst SRAM with No Bus Latency (NoBL) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1354D are equipped with the advanced (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature greatly improves the throughput of data in systems that require frequent write/read transitions. The CY7C1354D are pin compatible and functionally equivalent to ZBT devices.


All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

 $\frac{Write}{(BW_a-BW_d)}$ for CY7C1354D) and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.

For a complete list of related documentation, click here.

Logic Block Diagram - CY7C1354D





Contents

Selection Guide	3
Pin Configurations	3
Pin Definitions	4
Functional Overview	5
Single Read Accesses	5
Burst Read Accesses	5
Single Write Accesses	5
Burst Write Accesses	6
Sleep Mode	6
Interleaved Burst Address Table	6
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	6
Truth Table	
Partial Truth Table for Read/Write	8
	••••••
IEEE 1149.1 Serial Boundary Scan (JTAG)	
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature	9
IEEE 1149.1 Serial Boundary Scan (JTAG)	9
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature	9 9
Disabling the JTAG Feature	9 9 9
Disabling the JTAG Feature	999
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram	9 9 9 9 10
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set	9 9 9 9 10
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram	99991011
Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Timing TAP AC Switching Characteristics	9910111213
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Timing	9910111213
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Timing TAP AC Switching Characteristics 3.3 V TAP AC Test Conditions 3.3 V TAP AC Output Load Equivalent	991011121313
IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Timing TAP AC Switching Characteristics 3.3 V TAP AC Test Conditions	991012121313

TAP DC Electrical Characteristics	
and Operating Conditions	14
Identification Register Definitions	15
Scan Register Sizes	15
Instruction Codes	15
Boundary Scan Exit Order	16
Maximum Ratings	
Operating Range	17
Neutron Soft Error Immunity	
Electrical Characteristics	17
Capacitance	18
Thermal Resistance	
AC Test Loads and Waveforms	19
Switching Characteristics	20
Switching Waveforms	
Ordering Information	24
Ordering Code Definitions	24
Package Diagrams	
Acronyms	26
Document Conventions	26
Units of Measure	26
Document History Page	27
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	28
Products	28
PSoC®Solutions	28
Cypress Developer Community	28
Tochnical Support	20



Selection Guide

Description	200 MHz	Unit
Maximum access time	3.2	ns
Maximum operating current	220	mA
Maximum CMOS standby current	40	mA

Pin Configurations

Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

CY7C1354D (256K × 36)

	01101004B (2001(·· 00)										
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE ₁	BW _c	BW _b	CE ₃	CEN	ADV/LD	Α	Α	NC
В	NC/1G	Α	CE2	BW _d	BW _a	CLK	WE	ŌĒ	NC/18M	Α	NC
С	DQP _c	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V_{DDQ}	NC	DQP _b
D	DQ_c	DQ_c	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	DQ _b	DQ _b
E	DQ_c	DQ_c	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _b	DQ _b
F	DQ_c	DQ_c	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _b	DQ _b
G	DQ_c	DQ _c	V_{DDQ}	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	V_{DDQ}	DQ _b	DQ _b
Н	NC	NC	NC	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	NC	NC	ZZ
J	DQ_d	DQ_d	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_a	DQa
K	DQ_d	DQ_d	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_a	DQa
L	DQ_d	DQ_d	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_a	DQa
M	DQ_d	DQ_d	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQa	DQa
N	DQP _d	NC	V_{DDQ}	V_{SS}	NC	NC	NC	V_{SS}	V_{DDQ}	NC	DQPa
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Pin Name	I/O Type	Pin Description
A ₀ , A ₁ , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
$\overline{\underline{BW}}_a$, $\overline{\underline{BW}}_b$, \overline{BW}_d	Input- synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. BWa controls DQa and DQPa, BWb controls DQb and DQPb, BWc controls DQc and DQPc, BWd controls DQd and DQPd.
WE	Input- synchronous	Write enable input, active LOW . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW to load a new address.
CLK	Input- clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device.
CE ₂	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
CE₃	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device.
Œ	Input- asynchronous	Output enable, active LOW . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are <u>allo</u> wed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ _S	I/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by addresses during the previous clock <u>rise</u> of the read cycle. The direction of the pins is controlled by \overline{OE} and the internal control logic. When \overline{OE} is asserted LOW, the pins can behave as outputs. When HIGH, $\overline{DQ_a}$ – $\overline{DQ_d}$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .
DQP _X	I/O- synchronous	Bidirectional data parity I/O lines . Functionally, these signals are identical to $DQ_{[a:d]}$. During write sequences, DQP_a is controlled by BW_a , DQP_b is controlled by BW_b , DQP_c is controlled by BW_c , and DQP_d is controlled by BW_d .
MODE	Input strap pin	Mode input . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output synchronous	Serial data out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input synchronous	Serial data in to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test mode select synchronous	This pin controls the test access port state machine. Sampled on the rising edge of TCK.



Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
TCK	JTAG-clock	Clock input to the JTAG circuitry.
V_{DD}	Power supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O power supply	Power supply for the I/O circuitry.
V _{SS}	Ground	Ground for the device. Should be connected to ground of the system.
NC	_	No connects. This pin is not connected to the die.
NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	These pins are not connected . They will be used for expansion to the 18M, 36M, 72M, 144M, 288M, 576M, and 1G densities.
ZZ	Input- asynchronous	ZZ "sleep" Input. This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.

Functional Overview

The CY7C1354D are synchronous-pipelined burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CO}$) is 3.2 ns (200 MHz device).

Accesses can be initiated by asserting all three chip enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). $\overline{BW}_{[d:a]}$ can be used to conduct byte write operations.

Write operations are qualified by the write enable (WE). All writes are simplified with on-chip synchronous self-timed write circuitry. Three synchronous chip enables (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) and an asynchronous output enable (\overline{OE}) simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE₁, CE₂, and CE₃ are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and enables the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output

register and to the data bus within 3.2 ns (200 MHz device) provided \overline{OE} is active LOW. After the first clock of the read access the output buffers are controlled by \overline{OE} and the internal control logic. \overline{OE} must be driven LOW for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tristates following the next clock rise.

Burst Read Accesses

The CY7C1354D has an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in Single Read Accesses. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wrap around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CEN}}$ is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to A_0 – A_{16} is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically tristated regardless of the state of the \overline{OE} input signal. This enables the external logic to present the data on DQ and DQP (DQ_{a,b,c,d}/DQP_{a,b,c,d} for CY7C1354D). In addition, the address for the subsequent access (read/write/deselect) is latched into



the address register if the appropriate control signals are asserted.

On the next clock rise the data presented to DQ and DQP $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1354D or a subset for byte write operations, see the table Partial Truth Table for Read/Write on page 8 for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by BW (BWa,b,c,d for CY7C1354D) signals. The CY7C1354D provides byte write capability that is described in the Write Cycle Description table. Asserting the write enable input (WE) with the selected byte write select (BW) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations. Byte write capability is included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1354D is common I/O devices, data should not be driven into the device while the outputs are active. The output enable (\overline{OE}) can be deasserted HIGH before presenting data to the DQ and DQP ($DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1354D) inputs. Doing so will tristate the output drivers. As a safety precaution, DQ and DQP ($DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1354D) are automatically tristated during the data portion of a write cycle, regardless of the state of \overline{OE} .

Burst Write Accesses

The CY7C1354D has an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in Single Write Accesses on page 5. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$) and $\overline{\text{WE}}$ inputs $\overline{\text{are}}$ ignored and the burst counter is incremented. The correct $\overline{\text{BW}}$ ($\overline{\text{BW}}_{a,b,c,d}$ for CY7C1354D) inputs must be driven in each cycle of the burst write to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A ₁ , A ₀	Second Address A ₁ , A ₀	Third Address A ₁ , A ₀	Fourth Address A ₁ , A ₀
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A ₁ , A ₀	Second Address A ₁ , A ₀	Third Address A ₁ , A ₀	Fourth Address A ₁ , A ₀
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	50	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



Truth Table

The Truth Table for CY7C1354D follows. $\left[1, 2, 3, 4, 5, 6, 7\right]$

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	ŌĒ	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Х	Х	Χ	L	L–H	Tri-state
Continue deselect cycle	None	Х	L	Н	Х	Х	Χ	L	L–H	Tri-state
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Χ	L	Н	Х	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tri-state
Dummy read (continue burst)	Next	Χ	L	Н	Х	Х	Н	L	L–H	Tri-state
Write cycle (begin burst)	External	L	L	L	L	L	Х	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Х	L	Н	Χ	L	Χ	L	L–H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	L	L	L	Н	Х	L	L–H	Tri-state
WRITE ABORT (continue burst)	Next	Х	L	Н	Χ	Н	Χ	L	L–H	Tri-state
IGNORE CLOCK EDGE (stall)	Current	Х	L	Х	Х	Х	Χ	Н	L–H	_
SLEEP MODE	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BW_X = L signifies at least one byte write select is active, BW_X = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
 Write is defined by WE and BW_X. See Write Cycle Description table for details.
 When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
 The DQ and DQP pins are controlled by the current cycle and the OE signal.
 CEN = H inserts wait states.

- Device will power up deselected and the I/Os in a tri-state condition, regardless of OE.
 OE is asynchronous and is not sampled with the clock first. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_X = tri-state when OE is inactive or when the device is deselected, and DQs = data when OE is active.



Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1354D follows. [8, 9, 10, 11]

Function (CY7C1354D)	WE	BW _d	BW _c	BW _b	BW a
Read	Н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte a – (DQ _a and DQP _a)	L	Н	Н	Н	L
Write byte b – (DQ _b and DQP _b)	L	Н	Н	L	Н
Write bytes b, a	L	Н	Н	L	L
Write byte c – (DQ _c and DQP _c)	L	Н	L	Н	Н
Write bytes c, a	L	Н	L	Н	L
Write bytes c, b	L	Н	L	L	Н
Write bytes c, b, a	L	Н	L	L	L
Write byte d – (DQ _d and DQP _d)	L	L	Н	Н	Н
Write bytes d, a	L	L	Н	Н	L
Write bytes d, b	L	L	Н	L	Н
Write bytes d, b, a	L	L	Н	L	L
Write bytes d, c	L	L	L	Н	Н
Write bytes d, c, a	L	L	L	Н	L
Write bytes d, c, b	L	L	L	L	Н
Write all bytes	L	L	L	L	L

^{8.} X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BWx = L signifies at least one byte write select is active, BWx = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

9. Write is defined by WE and BWX. See Write Cycle Description table for details.

10. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

11. Table only lists a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1354D incorporates a serial boundary scan test access port (TAP) in the BGA package. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1354D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO should be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 11. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 15). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 12. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Exit Order on page 16 and Boundary Scan Exit Order on page 20 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 15.



TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Timing





TAP AC Switching Characteristics


Over the Operating Range

Parameter [12, 13]	Description	Min	Max	Unit
Clock				
t _{TCYC}	TCK clock cycle time	50	_	ns
t _{TF}	TCK clock frequency	_	20	MHz
t _{TH}	TCK clock HIGH time	20	-	ns
t _{TL}	TCK clock LOW time	20	_	ns
Output Times				•
t _{TDOV}	TCK clock LOW to TDO valid	_	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	_	ns
Setup Times				•
t _{TMSS}	TMS setup to TCK clock rise	5	_	ns
t _{TDIS}	TDI setup to TCK clock rise	5	_	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times				
t _{TMSH}	TMS hold after TCK clock rise	5	-	ns
t _{TDIH}	TDI hold after clock rise	5	_	ns
t _{CH}	Capture hold after clock rise	5	-	ns

3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



- 12. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V \pm 0.165 V unless otherwise noted)

Parameter [14]	Description	Tes	t Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I_{OH} = -4.0 mA, V_{DD}	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{ V}$		_	V
		$I_{OH} = -1.0 \text{ mA}, V_{DD}$	_{OQ} = 2.5 V	2.0	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	V _{DDQ} = 3.3 V	2.9	-	V
			V _{DDQ} = 2.5 V	2.1	_	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	_	0.4	V
			V _{DDQ} = 2.5 V	_	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	_	0.2	V
			V _{DDQ} = 2.5 V	_	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.3	0.8	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	$GND \le V_{IN} \le V_{DDQ}$	<u>.</u>	-5	5	μA

Note

^{14.} All voltages referenced to V_{SS} (GND).



Identification Register Definitions

Instruction Field	CY7C1354D	Description	
Revision number (31:29)	000	Reserved for version number.	
Cypress device ID (28:12) [15]	01011001000100110	Reserved for future use.	
Cypress JEDEC ID (11:1)	00000110100	Allows unique identification of SRAM vendor.	
ID register presence (0)	1	Indicate the presence of an ID register.	

Scan Register Sizes

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	61

Instruction Codes

Instruction	Code	Description	
EXTEST	000	Captures the input/output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to high Z state.	
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.	
SAMPLE Z	010	Captures the input/output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.	
RESERVED	011	Do Not Use: This instruction is reserved for future use.	
SAMPLE/PRELOAD	100	Captures the input/output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.	
RESERVED	101	Do Not Use: This instruction is reserved for future use.	
RESERVED	110	Do Not Use: This instruction is reserved for future use.	
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.	

Note 15. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.



Boundary Scan Exit Order

(256K × 36)

Bit #	165-ball ID		
1	B6		
2	B7		
3	A7		
4	B8		
5	A8		
6	A9		
7	B10		
8	A10		
9	C11		
10	E10		
11	F10		
12	G10		
13	D10		
14	D11		
15	E11		
16	F11		
17	G11		
18	H11		
19	J10		
20	K10		
21	L10		
22	M10		
23	J11		
24	K11		
25	L11		
26	M11		
27	N11		
28	R11		
29	R10		
30	P10		

Bit #	165-ball ID
31	R9
32	P9
33	R8
34	P8
35	R6
36	P6
37	R4
38	P4
39	R3
40	P3
41	R1
42	N1
43	L2
44	K2
45	J2
46	M2
47	M1
48	L1
49	K1
50	J1
51	Not Bonded (Preset to 1)
52	G2
53	F2
54	E2
55	D2
56	G1
57	F1
58	E1
59	D1
60	C1
61	B2



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5% / + 10%	$2.5 V - 5\% \text{ to } V_{DD}$

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	320	368	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev

^{*} No LMBU or SEL events occurred during testing, this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

Electrical Characteristics

Over the Operating Range

Parameter [16, 17]	Description	Test Conditions	Min	Max	Unit
V_{DD}	Power supply voltage		3.135	3.6	V
V_{DDQ}	I/O supply voltage	for 3.3 V I/O	3.135	V_{DD}	V
		for 2.5 V I/O	2.375	2.625	V
V _{OH}	Output HIGH voltage	for 3.3 V I/O, I _{OH} = -4.0 mA	2.4	_	V
		for 2.5 V I/O, I _{OH} = -1.0 mA	2.0	_	V
V_{OL}	Output LOW voltage	for 3.3 V I/O, I _{OL} = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA	_	0.4	V
V _{IH}	Input HIGH voltage	for 3.3 V I/O	2.0	V _{DD} + 0.3 V	V
		for 2.5 V I/O	1.7	V _{DD} + 0.3 V	V
V _{IL}	Input LOW voltage [18]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$	-5	5	μΑ
	Input current of MODE	Input = V _{SS}	-30	_	μΑ
1		Input = V _{DD}	_	5	μΑ
	Input current of ZZ	Input = V _{SS}	– 5	_	μΑ
		Input = V _{DD}	_	30	μΑ
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ,}$ output disabled	-5	5	μΑ

^{16.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 17. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 18. Tested initially and after any design or process changes that may affect these parameters.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [16, 17]	[16, 17] Description Test Conditions			Min	Max	Unit
I _{DD}	V _{DD} operating supply	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	5 ns cycle, 200 MHz	_	220	mA
I _{SB1}	Automatic CE power-down current — TTL inputs	$\begin{aligned} &\text{Max V}_{DD}, \text{ device deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \\ &\text{f = f}_{MAX} = \text{1/t}_{CYC} \end{aligned}$	5 ns cycle, 200 MHz	_	120	mA
I _{SB2}	Automatic CE power-down current — CMOS inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ device deselected,} \\ \text{V}_{IN}\!\leq\!0.3\text{V or V}_{IN}\!\geq\!\text{V}_{DDQ}\!-\!0.3\text{V,} \\ \text{f}=0 \end{array}$	5 ns cycle, 200 MHz	_	40	mA
I _{SB3}	Automatic CE power-down current — CMOS inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ device deselected,} \\ \text{V}_{IN} \leq 0.3 \text{ V or V}_{IN} \geq \text{V}_{DDQ} - \\ 0.3 \text{ V, f = f}_{MAX} = 1/\text{t}_{CYC} \end{array}$	5 ns cycle, 200 MHz	-	110	mA
I _{SB4}	Automatic CE power-down current — TTL inputs	$\begin{aligned} &\text{Max V}_{DD}, \text{ device deselected}, \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f = 0} \end{aligned}$	5 ns cycle, 200 MHz	_	40	mA

Capacitance

Parameter [19]	Description	Test Conditions	165-ball FBGA Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	5	pF
C _{CLK}	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C _{I/O}	Input/output capacitance		7	pF

Thermal Resistance


Parameter [19]	Description Test Conditions		165-ball FBGA Max	Unit
Θ_{JA}	Thermal resistance (junction to ambient)) procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	3.0	°C/W

Note
19. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms





Switching Characteristics

Over the Operating Range

Parameter [20, 21]	Description	-2	-200		
	Description	Min	Max	Unit	
t _{Power} ^[22]	V _{CC} (typical) to the first access read or write	1	_	ms	
Clock					
t _{CYC}	Clock cycle time	5	_	ns	
F _{MAX}	Maximum operating frequency	_	200	MHz	
t _{CH}	Clock HIGH	2.0	_	ns	
t _{CL}	Clock LOW	2.0	_	ns	
t _{EOV}	OE LOW to output valid	_	3.2	ns	
t _{CLZ}	Clock to low Z [23, 24, 25]	1.5	_	ns	
Output Times					
t _{co}	Data output valid after CLK rise	_	3.2	ns	
t _{EOV}	OE LOW to output valid	_	3.2	ns	
t _{DOH}	Data output hold after CLK rise	1.5	_	ns	
t _{CHZ}	Clock to high Z [23, 24, 25]	1.5	3.2	ns	
t _{CLZ}	Clock to low Z [23, 24, 25]	1.5	_	ns	
t _{EOHZ}	OE HIGH to output high Z [23, 24, 25]	_	3.2	ns	
t _{EOLZ}	OE LOW to output low Z [23, 24, 25]	0	_	ns	
Setup Times					
t _{AS}	Address setup before CLK rise	1.5	_	ns	
t _{DS}	Data input setup before CLK rise	1.5	_	ns	
t _{CENS}	CEN setup before CLK rise	1.5	_	ns	
t _{WES}	WE, BW _x setup before CLK rise	1.5	_	ns	
t _{ALS}	ADV/LD setup before CLK rise	1.5	_	ns	
t _{CES}	Chip select setup	1.5	_	ns	
Hold Times					
t _{AH}	Address hold after CLK rise	0.5	_	ns	
t _{DH}	Data input hold after CLK rise	0.5	_	ns	
t _{CENH}	CEN hold after CLK rise	0.5	_	ns	
t _{WEH}	WE, BW _x hold after CLK rise	0.5	-	ns	
t _{ALH}	ADV/LD hold after CLK rise	0.5	_	ns	
t _{CEH}	Chip select hold after CLK rise	0.5	_	ns	

Notes

20. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

21. Test conditions shown in (a) of Figure 2 on page 19 unless otherwise noted.

22. This part has a voltage regulator internally; t_{power} is the time power needs to be supplied above V_{DD} minimum initially, before a Read or Write operation can be initiated.

23. t_{CHZ}, t_{CLZ}, t_{CLZ}, and t_{EOHZ} are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


24. At any given voltage and temperature, t_{EOHZ} is less than t_{CLZ} are to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

^{25.} This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 3. Read/Write Timing [26, 27, 28]




^{26.} For this waveform ZZ is tied low.

^{27.} When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW or $\overline{\text{CE}}_3$ is HIGH. 28. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)

Figure 4. NOP, STALL, and DESELECT Cycles $^{[29,\ 30,\ 31]}$



^{29.} For this waveform ZZ is tied low.


30. When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW or $\overline{\text{CE}}_3$ is HIGH.

31. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated $\overline{\text{CEN}}$ being used to create a pause. A write is not performed during this cycle.



Switching Waveforms (continued)

Figure 5. ZZ Mode Timing $^{[32,\ 33]}$



^{32.} Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device. 33. I/Os are in high Z when exiting ZZ sleep mode.




Ordering Information

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
200	CY7C1354D-200BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial


Ordering Code Definitions






Package Diagrams

Figure 6. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MO-216 / ISSUE E
PACKAGE CODE: BBOAC/BVOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 *G



Acronyms

Acronym	Description	
BGA	Ball Grid Array	
CMOS	Complementary Metal Oxide Semiconductor	
CE	Chip Enable	
CEN	Clock Enable	
EIA	Electronic Industries Alliance	
FBGA	Fine-Pitch Ball Grid Array	
I/O	Input/Output	
JEDEC	Joint Electron Devices Engineering Council	
JTAG	Joint Test Action Group	
LMBU	Logical Multi-Bit Upsets	
LSB	Least Significant Bit	
LSBU	Logical Single-Bit Upsets	
MSB	Most Significant Bit	
NoBL	No Bus Latency	
ŌĒ	Output Enable	
SEL	Single Event Latch-up	
SRAM	Static Random Access Memory	
TAP	Test Access Port	
TCK	Test Clock	
TDI	Test Data-In	
TDO	Test Data-Out	
TMS	Test Mode Select	
TTL	Transistor-Transistor Logic	
WE	Write Enable	

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
mA	milliampere	
mm	millimeter	
ms	millisecond	
mV	millivolt	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



Document History Page

Document Title: CY7C1354D, 9-Mbit (256K × 36) Pipelined SRAM with NoBL™ Architecture Document Number: 001-88918				
Revision	ECN	Submission Date	Orig. of Change	Description of Change
**	4103005	08/23/2013	PRIT	New data sheet.
*A	4571750	11/18/2014	PRIT	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*B	5375848	07/27/2016	PRIT	Updated Package Diagrams: spec 51-85180 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc **Touch Sensing** cypress.com/touch

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems of the medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.