# 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM

#### **Features**

- Supports 133-MHz bus operations
- 256K × 36/512K × 18 common I/O
- 3.3V -5% and +10% core power supply (V<sub>DD</sub>)
- 2.5V or 3.3V I/O supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 6.5 ns (133-MHz version)
  - 7.5 ns (117-MHz version)
  - 8.5 ns (100-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup>
   Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- · Asynchronous output enable
- Available in Lead-Free 100 TQFP,119 BGA and 165 fBGA packages Both 2 and 3 Chip Enable Options for TQFP
- IEEE 1149.1 compatible JTAG Boundary Scan for BGA and fBGA packages
- •"ZZ" Sleep Mode option

#### Functional Description[1]

The CY7C1361C/CY7C1363C is a 3.3V, 256K x 36 and 512K x 18 Synchronous Flowthrough SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ [2]), Burst Control inputs ( $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADV}}$ ), Write Enables ( $\overline{\text{BW}}_x$ , and  $\overline{\text{BWE}}$ ), and Global Write (GW). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

The CY7C1361C/CY7C1363C allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor ( $\overline{ADSP}$ ) or Address Strobe Controller ( $\overline{ADSC}$ ) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin ( $\overline{ADV}$ ).

The CY7C1361C/CY7C1363C operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

www.DataSheet4U.com

#### Selection Guide


	133 MHz	117 MHz	100 MHz	Unit
Maximum Access Time	6.5	7.5	8.5	ns
Maximum Operating Current	250	220	180	mA
Maximum CMOS Standby Current	30	30	30	mA

#### Notes:


1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. CE3 is for A version of TQFP (3 Chip Enable Option) and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.






### Logic Block Diagram - CY7C1363C (512K x 18)






### **Pin Configurations**

#### 100-pin TQFP Pinout (3 Chip Enables) (A version)





#### Pin Configurations (continued)





### Pin Configurations (continued)

### 119-ball BGA (2 Chip Enables with JTAG)

#### CY7C1361C (256K x 36)

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	ADSP	Α	Α	$V_{\mathrm{DDQ}}$
В	NC	CE <sub>2</sub>	Α	ADSC	Α	Α	NC
С	NC	Α	Α	$V_{DD}$	Α	Α	NC
D	$DQ_C$	$DQP_C$	$V_{SS}$	NC	$V_{SS}$	DQPB	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{SS}$	Œ <sub>1</sub>	$V_{SS}$	$DQ_B$	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	ŌĒ	$V_{SS}$	$DQ_B$	$V_{\mathrm{DDQ}}$
G	$DQ_C$	$DQ_C$	$\overline{BW}_C$	ADV	$\overline{BW}_B$	DQ <sub>B</sub>	$DQ_B$
Н	$DQ_C$	$DQ_C$	$V_{SS}$	GW	$V_{SS}$	$DQ_B$	$DQ_B$
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{BW}_D$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
M	$V_{\mathrm{DDQ}}$	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
N	$DQ_D$	$DQ_D$	V <sub>SS</sub>	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	$DQP_D$	$V_{SS}$	A0	$V_{SS}$	DQP <sub>A</sub>	$DQ_A$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	NC	Α	Α	Α	NC	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$

### CY7C1363C (512K x 18)

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	ADSP	Α	Α	$V_{\mathrm{DDQ}}$
В	NC	CE <sub>2</sub>	Α	ADSC	Α	Α	NC
С	NC	Α	Α	$V_{DD}$	Α	Α	NC
D	DQ <sub>B</sub>	NC	$V_{SS}$	NC	$V_{SS}$	DQP <sub>A</sub>	NC
E	NC	DQ <sub>B</sub>	$V_{SS}$	Œ <sub>1</sub>	$V_{SS}$	NC	$DQ_A$
F	$V_{\mathrm{DDQ}}$	NC	$V_{SS}$	ŌE	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
G	NC	DQ <sub>B</sub>	$\overline{BW}_B$	ADV	$V_{SS}$	NC	$DQ_A$
Н	$DQ_B$	NC	$V_{SS}$	GW	$V_{SS}$	$DQ_A$	NC
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	NC	$DQ_B$	$V_{SS}$	CLK	$V_{SS}$	NC	$DQ_A$
L	DQ <sub>B</sub>	NC	$V_{SS}$	NC	$\overline{BW}_A$	$DQ_A$	NC
М	$V_{DDQ}$	$DQ_B$	$V_{SS}$	BWE	$V_{SS}$	NC	$V_{DDQ}$
N	DQ <sub>B</sub>	NC	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	NC
Р	NC	DQPB	$V_{SS}$	A0	$V_{SS}$	NC	$DQ_A$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	Α	Α	NC	Α	Α	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{\mathrm{DDQ}}$



### Pin Configurations (continued)

### 165-ball fBGA (3 Chip Enable) CY7C1361C (256K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC	Α	CE <sub>2</sub>	$\overline{BW}_D$	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC / 144M
С	$DQP_C$	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
Е	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
F	$DQ_C$	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	$DQ_C$	DQ <sub>C</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	DQ <sub>B</sub>
Н	NC	$V_{SS}$	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	DQ <sub>A</sub>
N	DQP <sub>D</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	NC	NC / 18M	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQP <sub>A</sub>
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	А

#### CY7C1363C (512K x 18)

		1	2	3	4	5	6	7	8	9	10	11
	Α	NC / 288M	Α	CE <sub>1</sub>	$\overline{BW}_B$	NC	CE <sub>3</sub>	BWE	ADSC	ADV	Α	Α
	В	NC	Α	CE <sub>2</sub>	NC	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC / 144M
	С	NC	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>A</sub>
	D	NC	DQ <sub>B</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	$DQ_A$
	Е	NC	DQ <sub>B</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	$DQ_A$
Dat	:aS <b>F</b> eet4	4U.co <b>NC</b>	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
	G	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	$DQ_A$
	Н	$V_{SS}$	$V_{SS}$	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
	J	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
	K	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	NC
	L	$DQ_B$	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	NC
	M	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
	N	DQP <sub>B</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC / 18M	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC
Ī	Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
	R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

www.Da





### **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3^{[2]}$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
BW <sub>A</sub> ,BW <sub>B</sub> BW <sub>C</sub> ,BW <sub>D</sub>	Input- Synchronous	<b>Byte Write Select Inputs, active LOW.</b> Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising edge of $\underline{CLK}$ , a global write is conducted (ALL bytes are written, regardless of the values on $\underline{BW}_X$ and $\underline{BWE}$ )
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE_3}^{[2]}$ to select/deselect the device. ADSP is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	<b>Chip Enable 2 Input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3^{[2]}$ to select/deselect the device. $CE_2$ is sampled only wher a new external address is loaded.
CE <sub>3</sub> <sup>[2]</sup>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/ deselect the device. $CE_3$ is sampled only when a new external address is loaded.
OE	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automat ically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are <u>captured</u> in the <u>address</u> registers. A <sub>[1:0]</sub> <u>are also</u> loaded into the <u>burst</u> counter. When <u>ADSP</u> and <u>ADSC</u> are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}_1}$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are <u>captured</u> in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
taSheet4U.com BWE	Input- Synchronous	<b>Byte Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>s</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented <u>during the previous clock rise</u> of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ <sub>s</sub> and DQP <sub>X</sub> are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging <u>from</u> a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines</b> . Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $BW_X$ correspondingly.
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{\rm DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the core of the device.





### Pin Definitions (continued)

Name	I/O	Description
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
TDO		Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI		<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS		Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TCK	JTAG- Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. 18M, 36M, 72M, 144M and 288M are address expansion pins are not internally connected to the die.
V <sub>SS</sub> /DNU	Ground/DNU	This pin can be connected to Ground or should be left floating.



#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CDV}$ ) is 6.5 ns (133-MHz device).

The CY7C1361C/CY7C1363C supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium® and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable ( $\overline{BWE}$ ) and Byte Write Select ( $\overline{BWX}$ ) inputs. A Global Write Enable ( $\overline{GW}$ ) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{\mathsf{CE}}_1$ ,  $\mathsf{CE}_2$ ,  $\overline{\mathsf{CE}}_3^{[2]}$ ) and an asynchronous Output Enable ( $\mathsf{OE}$ ) provide for easy bank selection and output three-state control. ADSP is ignored if  $\overline{\mathsf{CE}}_1$  is HIGH.

#### Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub><sup>[2]</sup> are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the OE input is asserted LOW, the requested data will be available at the data outputs a maximum to t<sub>CDV</sub> after clock www.Datiseh ADSPcis ignored if CE<sub>1</sub> is HIGH.

#### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}_1}$ ,  $\overline{\text{CE}_2}$ ,  $\overline{\text{CE}_3}^{[2]}$  are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs ( $\overline{\text{GW}}$ , BWE, and  $\overline{\text{BW}_X}$ )are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. All I/Os are three-stated during a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are three-stated once a write cycle is detected, regardless of the state of OE.

#### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3^{[Z]}$  are all asserted

active, (2)  $\overline{\text{ADSC}}$  is asserted LOW, (3)  $\overline{\text{ADSP}}$  is deasserted HIGH, and (4) the write  $\underline{\text{input}}$  signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}_X}$ ) indicate a write access.  $\overline{\text{ADSC}}$  is ignored if  $\overline{\text{ADSP}}$  is active LOW. The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $\overline{\text{DQ}}_{[A:D]}$  will be written into the specified address location. Byte writes are allowed. All I/Os are three-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous  $\overline{\text{OE}}$  input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to  $\overline{\text{DQs}}$ . As a safety precaution, the data lines are three-stated once a write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

#### **Burst Sequences**

The CY7C1361C/CY7C1363C provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

# Interleaved Burst Address Table (MODE = Floating or VDD)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### **Linear Burst Address Table (MODE = GND)**

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ [2],  $\overline{ADSP}$ , and  $\overline{ADSC}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.



#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		35	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
$t_{ZZI}$	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

#### **Truth Table** [3, 4, 5, 6, 7]

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	three-state
Deselected Cycle, Power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	three-state
Deselected Cycle, Power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	three-state
Deselected Cycle, Power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	three-state
Deselected Cycle, Power-down	None	Х	Χ	Х	L	Н	L	Х	Х	Х	L-H	three-state
Sleep Mode, Power-down	None	Χ	Χ	Χ	Н	Х	Х	Х	Х	Х	Х	three-state
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Χ	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Χ	Χ	Н	L-H	three-state
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L-H	three-state
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	Н	L-H	three-state
Read Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Χ	X	L	Χ	Η	L	Н	Н	L-H	three-state
Write Cycle, Continue Burst	Next	Χ	Χ	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Χ	Χ	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Χ	Χ	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	three-state
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	three-state
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

#### Notes:

<sup>3.</sup> X="Don't Care." H = Logic HIGH, L = Logic LOW.

4. WRITE = L when any one or more Byte Write enable signals and BWE = L or GW= L. WRITE = H when all Byte write enable signals, BWE, GW = H..

5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to three-state. OE is a don't care for the remainder of the write cycle.

<sup>7.</sup>  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are three-state when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW).



### Partial Truth Table for Read/Write<sup>[3, 8]</sup>

Function (CY7C1361C)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte (A, DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte (B, DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes (B, A, DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write Byte (C, DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes (C, A, DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write Bytes (C, B, DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write Bytes (C, B, A, DQP <sub>C</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	Н	L	L	L
Write Byte (D, DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes (D, A, DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write Bytes (D, B, DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write Bytes (D, B, A, DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	L
Write Bytes (D, B, DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write Bytes (D, B, A, DQP <sub>D</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	L	L	Н	L
Write Bytes (D, C, A, DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

### Truth Table for Read/Write<sup>[3, 8]</sup>

	Function (CY7C1363C)	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Re	ad	Н	Н	Х	X
Re	ad	Н	L	Н	Н
Wr	ite Byte A – ( DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Wr	ite Byte B – ( DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
www.Da <b>w</b>	ite All Bytes	Н	L	L	L
Wr	ite All Bytes	L	Х	Х	Х

#### Note:

<sup>8.</sup> Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid Appropriate write will be done based on which byte write is active.



#### IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1361C/CY7C1363C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but doesn't have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1361C/CY7C1363C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V\_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see **Figure**. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

#### **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.



#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(V_{SS})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1-mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE / PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.





Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required-that is, while data captured is shifted out, the preloaded data can be shifted in.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

#### **TAP Timing**



TAP AC Switching Characteristics Over the Operating Range<sup>[9, 10]</sup>

Parameter	Parameter	Min.	Max.	Unit
Clock	m		<u> </u>	
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	25		ns
t <sub>TL</sub>	TCK Clock LOW time	25		ns
Output Time	es	<u>.</u>		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		5	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Time	s	·		
t <sub>TMSS</sub>	TMS Set-Up to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Set-Up to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Set-Up to TCK Rise	5		
<b>Hold Times</b>		·		
t <sub>TMSH</sub>	TMS hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

#### Notes:

www.Da


<sup>9.</sup>  $t_{\rm CS}$  and  $t_{\rm CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 10. Test conditions are specified using the load in TAP AC test conditions.  $t_{\rm R}/t_{\rm F}$  = 1 ns.



#### 3.3V TAP AC Test Conditions

Input pulse levels	Vss to 3.3V
Input rise and fall times	1ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


### 3.3V TAP AC Output Load Equivalent



#### 2.5V TAP AC Test Conditions

Input pulse levels	Vss to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

### 2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions (0°C < TA <  $\pm$ 70°C; V<sub>DD</sub> = 3.3V  $\pm$ 0.165V unless otherwise noted)[11]

Parameter	Description	Description	Conditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3V	2.4		V
		$I_{OH} = -1.0 \text{ mA}$	V <sub>DDQ</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 3.3V	2.9		V
			V <sub>DDQ</sub> = 2.5V	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3V		0.4	V
		I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3V		0.2	V
			V <sub>DDQ</sub> = 2.5V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3V	2.0	V <sub>DD</sub> + 0.3	V
v.DataSheet4U.co	m		V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.5	0.7	V
			V <sub>DDQ</sub> = 2.5V	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	•	-5	5	μA

### **Identification Register Definitions**

Instruction Field	CY7C1361C (256K x36)	CY7C1363C (512K x18)	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24) <sup>[12]</sup>	01011	01011	Reserved for Internal Use
Device Width (23:18)	000001	000001	Defines memory type and architecture
Cypress Device ID (17:12)	100110	010110	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

<sup>11.</sup> All voltages referenced to Vss (GND) .
12. Bit #24 is "1" in the Register Definitions for both 2.5v and 3.3v versions of this device.





### **Scan Register Sizes**

Register Name	Bit Size (×36)	Bit Size (×18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	71	71
Boundary Scan Order (165-ball fBGA package)	71	71

### **Identification Codes**

Instruction	Code	Description						
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.						
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.						
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.						
RESERVED	011	Do Not Use: This instruction is reserved for future use.						
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.						
RESERVED	101	Do Not Use: This instruction is reserved for future use.						
RESERVED	110	Do Not Use: This instruction is reserved for future use.						
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.						



## 119-Ball BGA Boundary Scan Order

		CY7C136	1C (256	K x 36)		CY7C1363C (512K x 18)					
BIT#	BALL ID	Signal Name	BIT#	BALL ID	Signal Name	BIT#	BALL ID	Signal Name	BIT#	BALL ID	Signal Name
1	K4	CLK	37	P4	A0	1	K4	CLK	37	P4	A0
2	H4	GW	38	N4	A1	2	H4	GW	38	N4	A1
3	M4	BWE	39	R6	Α	3	M4	BWE	39	R6	Α
4	F4	OE	40	T5	Α	4	F4	OE	40	T5	Α
5	B4	ADSC	41	T3	Α	5	B4	ADSC	41	T3	Α
6	A4	ADSP	42	R2	Α	6	A4	ADSP	42	R2	Α
7	G4	ADV	43	R3	MODE	7	G4	ADV	43	R3	MODE
8	C3	Α	44	P2	DQP <sub>D</sub>	8	C3	Α	44	Internal	Internal
9	В3	Α	45	P1	$DQ_D$	9	В3	Α	45	Internal	Internal
10	D6	$DQP_B$	46	L2	$DQ_D$	10	T2	Α	46	Internal	Internal
11	H7	DQ <sub>B</sub>	47	K1	$DQ_D$	11	Internal	Internal	47	Internal	Internal
12	G6	DQ <sub>B</sub>	48	N2	$DQ_D$	12	Internal	Internal	48	P2	DQP <sub>B</sub>
13	E6	DQ <sub>B</sub>	49	N1	$DQ_D$	13	Internal	Internal	49	N1	DQ <sub>B</sub>
14	D7	DQ <sub>B</sub>	50	M2	$DQ_D$	14	D6	DQP <sub>A</sub>	50	M2	DQ <sub>B</sub>
15	E7	DQ <sub>B</sub>	51	L1	$DQ_D$	15	E7	DQ <sub>A</sub>	51	L1	DQ <sub>B</sub>
16	F6	DQ <sub>B</sub>	52	K2	$DQ_D$	16	F6	DQ <sub>A</sub>	52	K2	DQ <sub>B</sub>
17	G7	DQ <sub>B</sub>	53	Internal	Internal	17	G7	DQ <sub>A</sub>	53	Internal	Internal
18	H6	DQ <sub>B</sub>	54	H1	DQ <sub>C</sub>	18	H6	DQ <sub>A</sub>	54	H1	DQ <sub>B</sub>
19	T7	ZZ	55	G2	DQ <sub>C</sub>	19	T7	ZZ	55	G2	DQ <sub>B</sub>
20	K7	DQ <sub>A</sub>	56	E2	$DQ_C$	20	K7	$DQ_A$	56	E2	DQ <sub>B</sub>
21	L6	DQ <sub>A</sub>	57	D1	DQ <sub>C</sub>	21	L6	DQ <sub>A</sub>	57	D1	DQ <sub>B</sub>
22	N6	DQ <sub>A</sub>	58	H2	DQ <sub>C</sub>	22	N6	DQ <sub>A</sub>	58	Internal	Internal
ata <b>23</b> ee	14U <b>R7</b> m	DQ <sub>A</sub>	59	G1	DQ <sub>C</sub>	23	P7	DQ <sub>A</sub>	59	Internal	Internal
24	N7	DQ <sub>A</sub>	60	F2	DQ <sub>C</sub>	24	Internal	Internal	60	Internal	Internal
25	M6	DQ <sub>A</sub>	61	E1	DQ <sub>C</sub>	25	Internal	Internal	61	Internal	Internal
26	L7	DQ <sub>A</sub>	62	D2	DQP <sub>C</sub>	26	Internal	Internal	62	Internal	Internal
27	K6	DQ <sub>A</sub>	63	C2	А	27	Internal	Internal	63	C2	Α
28	P6	DQP <sub>A</sub>	64	A2	А	28	Internal	Internal	64	A2	Α
29	T4	Α	65	E4	CE <sub>1</sub>	29	T6	Α	65	E4	CE <sub>1</sub>
30	A3	Α	66	B2	CE <sub>2</sub>	30	A3	Α	66	B2	CE <sub>2</sub>
31	C5	Α	67	L3	BW <sub>D</sub>	31	C5	Α	67	Internal	Interna
32	B5	Α	68	G3	BW <sub>C</sub>	32	B5	Α	68	Internal	Interna
33	A5	Α	69	G5	BW <sub>B</sub>	33	A5	Α	69	G3	BW <sub>B</sub>
34	C6	Α	70	L5	BW <sub>A</sub>	34	C6	Α	70	L5	BW <sub>A</sub>
35	A6	A	71	Internal	Internal	35	A6	Α	71	Internal	Interna
36	В6	Α				36	B6	Α			



### 165-Ball fBGA Boundary Scan Order

	CY7C1361C (256K x 36)							CY7C1363C (512K x 18)					
BI		BALL ID	Signal Name	BIT#	BALL ID	Signal Name		BIT#	BALL ID	Signal Name	BIT#	BALL ID	Signal Name
1		В6	CLK	37	R6	A0		1	В6	CLK	37	R6	A0
2	2	B7	GW	38	P6	A1		2	В7	GW	38	P6	A1
3	3	A7	BWE	39	R4	Α		3	A7	BWE	39	R4	Α
4		B8	OE	40	P4	Α		4	B8	OE	40	P4	Α
5	;	A8	ADSC	41	R3	Α		5	A8	ADSC	41	R3	Α
6	)	В9	ADSP	42	P3	Α		6	В9	ADSP	42	P3	Α
7	•	A9	ADV	43	R1	MODE		7	A9	ADV	43	R1	MODE
8	3	B10	Α	44	N1	DQP <sub>D</sub>		8	B10	Α	44	Internal	Internal
9	)	A10	Α	45	L2	DQ <sub>D</sub>		9	A10	Α	45	Internal	Internal
10	0	C11	DQP <sub>B</sub>	46	K2	DQ <sub>D</sub>		10	A11	Α	46	Internal	Internal
1	1	E10	DQ <sub>B</sub>	47	J2	DQ <sub>D</sub>		11	Internal	Internal	47	Internal	Internal
1:	2	F10	DQ <sub>B</sub>	48	M2	DQ <sub>D</sub>		12	Internal	Internal	48	N1	DQPB
1:	3	G10	DQ <sub>B</sub>	49	M1	DQ <sub>D</sub>		13	Internal	Internal	49	M1	$DQ_B$
14	4	D10	DQ <sub>B</sub>	50	L1	DQ <sub>D</sub>		14	C11	DQP <sub>A</sub>	50	L1	DQ <sub>B</sub>
1:	5	D11	DQ <sub>B</sub>	51	K1	DQ <sub>D</sub>		15	D11	DQ <sub>A</sub>	51	K1	$DQ_B$
10	6	E11	DQ <sub>B</sub>	52	J1	DQ <sub>D</sub>		16	E11	DQ <sub>A</sub>	52	J1	DQ <sub>B</sub>
1	7	F11	DQ <sub>B</sub>	53	Internal	Internal		17	F11	DQ <sub>A</sub>	53	Internal	Internal
18	8	G11	DQ <sub>B</sub>	54	G2	$DQ_C$		18	G11	DQ <sub>A</sub>	54	G2	DQ <sub>B</sub>
19	9	H11	ZZ	55	F2	DQ <sub>C</sub>		19	H11	ZZ	55	F2	DQ <sub>B</sub>
20	0	J10	$DQ_A$	56	E2	$DQ_C$		20	J10	DQ <sub>A</sub>	56	E2	DQ <sub>B</sub>
2	1	K10	DQ <sub>A</sub>	57	D2	$DQ_C$		21	K10	DQ <sub>A</sub>	57	D2	$DQ_B$
2:	2	L10	DQ <sub>A</sub>	58	G1	$DQ_C$		22	L10	DQ <sub>A</sub>	58	Internal	Internal
2	3	M10	DQ <sub>A</sub>	59	F1	$DQ_C$		23	M10	DQ <sub>A</sub>	59	Internal	Internal
24	4	J11	DQ <sub>A</sub>	60	E1	DQ <sub>C</sub>		24	Internal	Internal	60	Internal	Internal
Data 3	5eet4l	J. <b>K</b> 3fh	DQ <sub>A</sub>	61	D1	DQ <sub>C</sub>		25	Internal	Internal	61	Internal	Internal
20	6	L11	DQ <sub>A</sub>	62	C1	DQP <sub>C</sub>		26	Internal	Internal	62	Internal	Internal
2	7	M11	DQ <sub>A</sub>	63	B2	Α		27	Internal	Internal	63	B2	Α
28	8	N11	DQPA	64	A2	Α		28	Internal	Internal	64	A2	Α
29	9	R11	Α	65	A3	CE <sub>1</sub>		29	R11	Α	65	A3	CE <sub>1</sub>
30	0	R10	Α	66	В3	CE <sub>2</sub>		30	R10	Α	66	В3	CE <sub>2</sub>
3	1	P10	Α	67	B4	BW <sub>D</sub>		31	P10	Α	67	Internal	Internal
3	2	R9	Α	68	A4	BW <sub>C</sub>		32	R9	Α	68	Internal	Internal
33	3	P9	Α	69	A5	BW <sub>B</sub>		33	P9	Α	69	A4	BW <sub>B</sub>
34	4	R8	Α	70	B5	BW <sub>A</sub>		34	R8	Α	70	B5	BW <sub>A</sub>
3	5	P8	Α	71	A6	CE <sub>3</sub>		35	P8	Α	71	A6	CE <sub>3</sub>
30	6	P11	Α					36	P11	Α			





### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C

Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +4.6VDC Voltage Applied to Outputs

in three-state ...... -0.5V to  $V_{DDQ}$  + 0.5VDC Input Voltage......-0.5V to V<sub>DD</sub> + 0.5V

Static Discharge Voltage.....>2001V (per MIL-STD-883, Method 3015) Latch-up Current.......>200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V - 5%/+10%	
Industrial	–40°C to +85°C		to V <sub>DD</sub>

### Electrical Characteristics Over the Operating Range [13, 14]

Parameter	Description	Test Conditi	Min.	Max.	Unit	
$V_{DD}$	Power Supply Voltage		3.135	3.6	V	
$V_{DDQ}$	I/O Supply Voltage	V <sub>DDQ</sub> = 3.3V		3.135	$V_{DD}$	V
		$V_{\rm DDQ} = 2.5V$	2.375	2.625	V	
V <sub>OH</sub>	Output HIGH Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OH} = -4$	2.4		V	
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = -6$	2.0		V	
$V_{OL}$	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$			0.4	V
		$V_{DDQ}$ = 2.5V, $V_{DD}$ = Min., $I_{OL}$ = 1.	0 mA	2.0	0.4 V <sub>DD</sub> + 0.3V	V
$V_{IH}$	Input HIGH Voltage <sup>[13]</sup>		DDQ			V
	7401	$V_{DDQ} = 2.5V$		1.7	V <sub>DD</sub> + 0.3V	V
$V_{IL}$	Input LOW Voltage <sup>[13]</sup>	$V_{DDQ} = 3.3V$		-0.3	0.8	V
		V <sub>DDQ</sub> = 2.5V		-0.3 -5	0.7	V
l <sub>X</sub>	Input Load	$GND \le V_I \le V_{DDQ}$			5	μΑ
	Input Current of MODE	Input = V <sub>SS</sub>				μА
		Input = V <sub>DD</sub>			5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub> Input = V <sub>DD</sub>				μΑ
					30	μА
l <sub>oz</sub>	Output Leakage Current	$GND \le V_I \le V_{DD_i}$ Output Disabled		-5	5	μА
laSheet4U.co	√ <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	7.5-ns cycle, 133 MHz		250	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	8.8-ns cycle, 117 MHz		220	mA
			10-ns cycle, 100 MHz		180	
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{f = f}_{MAX,} \\ &\text{inputs switching} \end{aligned}$	All speeds		40	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ ,			30	mA
I <sub>SB3</sub>	Automatic CE Power-down Current—CMOS Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{Device Deselected,} \\ &\text{V}_{\text{IN}} \geq \text{V}_{DDQ} - 0.3 \text{V or V}_{\text{IN}} \leq 0.3 \text{V,} \\ &\text{f} = f_{\text{MAX}}, \text{inputs switching} \end{aligned}$	All speeds		40	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = 0$ , inputs static	All Speeds		40	mA

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DD}$  +1.5V (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 14.  $T_{Power-up}$ : Assumes a linear ramp from 0v to  $V_{DD}(min.)$  within 200ms. During this time  $V_{IH} \le V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .




#### Thermal Resistance<sup>[15]</sup>

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures	25	25	27	°C/W
$\Theta_{JC}$	i i nemai kesisiance	for measuring thermal impedance, per EIA/JESD51	9	6	6	°C/W

### Capacitance<sup>[15]</sup>

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>DD</sub> = 3.3V  V <sub>DDO</sub> = 2.5V	5	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	VDDQ 2.0V	5	7	7	pF

#### **AC Test Loads and Waveforms**



#### ww.bataoneet+o.com

### **Switching Characteristics** Over the Operating Range<sup>[20, 21]</sup>

		133 MHz 117 MHz		117 MHz		100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the first Access <sup>[16]</sup>	1		1		1		ms
Clock		•	•	•		•	•	
t <sub>CYC</sub>	Clock Cycle Time	7.5		8.5		10		ns
t <sub>CH</sub>	Clock HIGH	3.0		3.2		4.0		ns
t <sub>CL</sub>	Clock LOW	3.0		3.2		4.0		ns
<b>Output Times</b>	,			l	1			
t <sub>CDV</sub>	Data Output Valid After CLK Rise		6.5		7.5		8.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.0		2.0		2.0		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[17, 18, 19]</sup>	0		0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[17, 18, 19]</sup>		3.5		3.5		3.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.5		3.5		3.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[17, 18, 19]</sup>	0		0		0		ns

#### Note:

<sup>15.</sup> Tested initially and after any design or process change that may affect these parameters.



### Switching Characteristics Over the Operating Range<sup>[20, 21]</sup>

		133	MHz	117 MHz		100	MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
t <sub>OEHZ</sub>	OE HIGH to Output High-Z[17, 18, 19]		3.5		3.5		3.5	ns	
Set-up Times									
t <sub>AS</sub>	Address Set-up Before CLK Rise			1.5		1.5		ns	
t <sub>ADS</sub>	ADSP, ADSC Set-up Before CLK Rise	1.5		1.5		1.5		ns	
t <sub>ADVS</sub>	ADV Set-up Before CLK Rise	1.5		1.5		1.5		ns	
t <sub>WES</sub>	GW, BWE, BW <sub>[A:D]</sub> Set-up Before CLK Rise	1.5		1.5		1.5		ns	
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.5		1.5		1.5		ns	
t <sub>CES</sub>	Chip Enable Set-up	1.5		1.5		1.5		ns	
Hold Times									
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		0.5		ns	
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.5		0.5		0.5		ns	
t <sub>WEH</sub>	GW,BWE, BW <sub>[A:D]</sub> Hold After CLK Rise	0.5		0.5		0.5		ns	
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.5		0.5		0.5		ns	
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns	
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		0.5		ns	

#### Notes:

<sup>16.</sup> This part has a voltage regulator internally; tpOWER is the time that the power needs to be supplied above VDD (minimum) initially, before a read or write operation can be initiated.

can be initiated.

17. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


18. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions

19. This parameter is sampled and not 100% tested.

<sup>20.</sup> Timing reference level is 1.5V when  $V_{\rm DDQ}$  = 3.3V and is 1.25V when  $V_{\rm DDQ}$  = 2.5V. 21. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



## Timing Diagrams




#### Note:

22. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



## Timing Diagrams (continued)

Write Cycle Timing<sup>[22, 23]</sup>




#### Notes:

23. Full width write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW and  $\overline{\text{BW}}_{X}$  LOW.



### Timing Diagrams (continued) Read/Write Cycle Timing<sup>[22, 24, 25]</sup>



24. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC.


25. GW is HIGH.

27. DQs are in high-Z when exiting ZZ sleep mode.

<sup>26.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.



# 



## DON'T CARE

### **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
133	CY7C1361C-133AXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4 mm)	Commercial
	CY7C1363C-133AXC		3 Chip Enables	
	CY7C1361C-133AXI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4 mm)	Industrial
	CY7C1363C-133AXI		3 Chip Enables	
	CY7C1361C-133AJXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4 mm)	Commercial
	CY7C1363C-133AJXC		2 Chip Enables	
	CY7C1361C-133AJXI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4 mm) 2 Chip Enables	Industrial
www.DataSheet4U.cor	CY7C1363C-133AJXI			
	CY7C1361C-133BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	Commercial
	CY7C1363C-133BGC			
	CY7C1361C-133BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Industrial
	CY7C1363C-133BGI		JTAG	
	CY7C1361C-133BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1363C-133BZC		3 Chip Enables and JTAG	
	CY7C1361C-133BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1363C-133BZI		3 Chip Enables and JTAG	




### Ordering Information (continued)

	Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
	117	CY7C1361C-117AXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
		CY7C1363C-117AXC		3 Chip Enables	
		CY7C1361C-117AXI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
		CY7C1363C-117AXI		3 Chip Enables	
		CY7C1361C-117AJXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
		CY7C1363C-117AJXC		2 Chip Enables	
		CY7C1361C-117AJXI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
		CY7C1363C-117AJXI		2 Chip Enables	
		CY7C1361C-117BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Commercial
		CY7C1363C-117BGC		JTAG	
		CY7C1361C-117BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Industrial
		CY7C1363C-117BGI		JTAG	
		CY7C1361C-117BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	Commercial
		CY7C1363C-117BZC			
		CY7C1361C-117BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	Industrial
		CY7C1363C-117BZI			
	100	CY7C1361C-100AXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
		CY7C1363C-100AXC			
		CY7C1361C-100AXI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Industrial
		CY7C1363C-100AXI			
		CY7C1361C-100AJXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 2 Chip Enables	Commercial
		CY7C1363C-100AJXC			
		CY7C1361C-100AJXI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 2 Chip Enables	Industrial
		CY7C1363C-100AJXI			
		CY7C1361C-100BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Commercial
www.Dat	taSheet4U.cor	CY7C1363C-100BGC		JTAG	
		CY7C1361C-100BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	Industrial
		CY7C1363C-100BGI			
		CY7C1361C-100BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Commercial
		CY7C1363C-100BGC		3 Chip Enables and JTAG	
		CY7C1361C-100BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Industrial
		CY7C1363C-100BGI		3 Chip Enables and JTAG	

Shaded areas contain advance information. Please contact your local sales representative for availability of these parts. Lead-free BG and BZ packages (Ordering code:BGX,BZX) will be available in 2005.


### **Package Diagrams**


#### 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101





### Package Diagrams (continued)






51-85115-\*B



### Package Diagrams (continued)

#### 165 FBGA 13 x 15 x 1.40 mm BB165D



i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.







## **Document History Page**

Document Title: CY7C1361C/CY7C1363C 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM (Preliminary) Document Number: 38-05541								
REV. ECN NO. Issue Date Change Description of Change								
**	241690	See ECN	RKF	New data sheet				
*A	278969	See ECN	RKF	Changed Boundary Scan order to match the B rev of these devices.				