

18-Mbit (512 K × 36) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 167 MHz
- Available speed grade is 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)
- Depth expansion without wait state
- 3.3 V core power supply (V_{DD})
- 2.5 V or 3.3 V I/O power supply (V_{DDQ})
- Fast clock-to-output times

 □ 3.4 ns (for 167 MHz device)
- Provides high-performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Available in JEDEC-standard Pb-free 100-pin TQFP
- ZZ sleep mode option

Functional Description

The CY7C1386S SRAM integrates 512 K × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ($\overline{\text{CE}}_1$), depth expansion chip enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), burst control inputs (ADSC, ADSP, and ADV), write enables ($\overline{\text{BW}}_X$, and $\overline{\text{BWE}}$), and global write ($\overline{\text{GW}}$). Asynchronous inputs include the output enable ($\overline{\text{OE}}$) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see Pin Configurations on page 4 and Truth Table on page 8 for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW writes all bytes. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.


The CY7C1386S operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or +2.5 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

Selection Guide

Description	167 MHz	Unit
Maximum Access Time	3.4	ns
Maximum Operating Current	275	mA
Maximum CMOS Standby Current	70	mA



Logic Block Diagram - CY7C1386S





Contents


Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	7
Sleep Mode	7
Interleaved Burst Address Table	
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	10
Operating Range	10
Flectrical Characteristics	10

Capacitance	11
Thermal Resistance	11
AC Test Loads and Waveforms	11
Switching Characteristics	12
Switching Waveforms	
Ordering Information	17
Ordering Code Definitions	
Package Diagrams	18
Acronyms	
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	
PSoC Solutions	22



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enables)





Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if \overline{ADSP} or \overline{ADSC} is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. A1:A0 are fed to the two-bit counter.
\overline{BW}_A , \overline{BW}_B , \overline{BW}_D	-	Byte Write Select Inputs, Active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on \overline{BW}_X and \overline{BWE}).
BWE	Input- Synchronous	Byte Write Enable Input, Active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when \overline{ADV} is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select or deselect the device. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and CE_2 to select or deselect the device. $\overline{\text{CE}_3}$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of Clk, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ are both asserted, only $\overline{\text{ADSP}}$ is recognized. $\overline{\text{ASDP}}$ is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	-	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	-	ZZ Sleep Input, Active High . When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin must be LOW. ZZ pin has an internal pull down.
DQs, DQP _X	Synchronous	Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP $_X$ are placed in a tri-state condition.
V_{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V_{SS}	Ground	Ground for the Core of the Device.
V_{SSQ}	I/O Ground	Ground for the I/O Circuitry.
V_{DDQ}	I/O Power Supply	Power Supply for the I/O Circuitry.



Pin Definitions (continued)

Name	I/O	Description
MODE	Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
NC	-	No Connects. Not internally connected to the die
NC/(36M, 72M, 144M, 288M, 576M, 1G)	-	These Pins are not Connected. They are used for expansion to the 36M, 72M, 144M, 288M, 576M, and 1G densities.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1386S supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium[®] and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select (\overline{BW}_X) inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Synchronous chip selects \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tri-state control. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if $\overline{\text{CE}}_1$ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if $\overline{\text{OE}}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the $\overline{\text{OE}}$ signal. Consecutive single read cycles are supported.

The CY7C1386S is a double cycle deselect part. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) $\overline{\text{ADSP}}$ is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}}_{\text{X}}$) and $\overline{\text{ADV}}$ inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ trigge<u>red</u> write accesses require two clock cycles to complete. If $\overline{\text{GW}}$ is asserted LOW on the second clock rise, the data presented to the $\overline{\text{DQ}_{\text{X}}}$ inputs is written into the corresponding address location in the memory <u>core</u>. If $\overline{\text{GW}}$ is HIGH, then the write operation is controlled by $\overline{\text{BWE}}$ and $\overline{\text{BW}_{\text{X}}}$ signals.

The CY7C1386S provides byte write capability that is described in the write cycle description table. Asserting the byte write enable input (BWE) with the selected byte write input, selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

<u>The CY7C1386S</u> is a common I/O device, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so tri-states the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}_X}$) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The $\overline{\text{ADV}}$ input is ignored during this cycle. If a global write is conducted, the data presented to the $\overline{\text{DQ}_X}$ is



written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

 $\begin{array}{lll} \underline{\mathsf{The}} \ \ \mathsf{CY7C1386S} \ \ \mathsf{is} \ \ \mathsf{a} \ \ \mathsf{common} \ \ \mathsf{I/O} \ \ \mathsf{device}, \ \mathsf{the} \ \ \mathsf{output} \ \ \mathsf{enable} \\ \overline{\mathsf{(OE)}} \ \ \mathsf{must} \ \ \mathsf{be} \ \ \mathsf{deasserted} \ \ \mathsf{HIGH} \ \ \mathsf{before} \ \ \mathsf{presenting} \ \ \mathsf{data} \ \ \mathsf{to} \ \ \mathsf{the} \\ \mathsf{DQ}_X \ \ \mathsf{inputs}. \ \ \mathsf{Doing} \ \ \mathsf{so} \ \ \mathsf{tri\text{-states}} \ \ \mathsf{the} \ \ \mathsf{output} \ \ \mathsf{drivers}. \ \ \mathsf{As} \ \ \mathsf{a} \ \ \mathsf{safety} \\ \mathsf{precaution}, \ \ \mathsf{DQ}_X \ \ \mathsf{are} \ \ \mathsf{automatically} \ \ \mathsf{tri\text{-stated}} \ \ \mathsf{whenever} \ \ \mathsf{a} \ \ \mathsf{write} \\ \mathsf{cycle} \ \ \mathsf{is} \ \ \mathsf{detected}, \ \ \mathsf{regardless} \ \ \mathsf{of} \ \ \mathsf{the} \ \ \mathsf{state} \ \ \mathsf{of} \ \ \overline{\mathsf{OE}}. \\ \end{array}$

Burst Sequences

The CY7C1386S provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting \overline{ADV} LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when

entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must</u> be <u>deselected</u> prior to entering the sleep mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t_{ZZI}	ZZ Active to sleep current	This parameter is sampled	-	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	1	ns



Truth Table

The truth table for CY7C1386S follows. $\left[1,\,2,\,3,\,4,\,5\right]$

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Χ	L	Н	L	Χ	X	Χ	LH	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	Н	L	Χ	Х	Χ	H	Tri-State
Sleep Mode, Power Down	None	Х	Χ	Х	Н	Х	Х	Χ	Х	Χ	Χ	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Χ	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Х	Х	Н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Χ	Χ	L	Н	Н	L	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write Cycle, Suspend Burst	Current	Н	Χ	Х	L	Х	Н	Н	L	Χ	L–H	D

X = Don't Care, H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWy. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The read/write truth table for CY7C1386S follows. $^{[6,\ 7]}$

Function (CY7C1386S)	GW	BWE	BW _D	BW _C	BW _B	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

^{6.} The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
7. Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write is done based on which byte write is active.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND-0.5 V to +4.6 V Supply Voltage on V_{DDQ} Relative to GND -0.5~V to $+V_{DD}$ DC Voltage Applied to Outputs in Tri-State-0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V – 5% / + 10%	$2.5 V - 5\% \text{ to } V_{DD}$

Electrical Characteristics

Over the Operating Range

Parameter [8, 9]	Description	Test Conditions		Min	Max	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	DQ I/O Supply Voltage for 3.3 V I/O			3.135	V _{DD}	V
		for 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3 V I/O, I _{OH} = –4.0 mA		2.4	-	V
		for 2.5 V I/O, I _{OH} = –1.0 mA		2.0	-	V
V _{OL}	Output LOW Voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage [8]	for 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		for 2.5 V I/O		1.7	V _{DD} + 0.3 V	V
$V_{\rm IL}$	Input LOW Voltage [8]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
lx	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		- 5	5	μΑ
	Input Current of MODE	Input = V _{SS}		-30	-	μΑ
		Input = V _{DD}		_	5	μΑ
	Input Current of ZZ	Input = V _{SS}		-5	-	μΑ
		Input = V _{DD}		_	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	ed	-5	5	μΑ
I _{DD} ^[10]	V _{DD} Operating Supply Current	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	6-ns cycle, 167 MHz	_	275	mA
I _{SB1}	Automatic CE Power Down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $V_{IN} \le V_{IH}$ or $V_{IN} \le V_{IL}$, $V_{IN} \le V$		_	140	mA
I _{SB2}	Automatic CE Power Down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, 6-ns cycle, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$, 167 MHz f = 0		_	70	mA
I _{SB3}	Automatic CE Power Down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$, 167 MHz $f = f_{MAX} = 1/t_{CYC}$		_	125	mA
I _{SB4}	Automatic CE Power Down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	6-ns cycle, 167 MHz	_	80	mA

Notes

^{8.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (pulse width less than $t_{CYC}/2$). 9. $T_{Power up}$: assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 10. The operation current is calculated with 50% read cycle and 50% write cycle.



Capacitance


Parameter [11]	Description	Test Conditions	100-pin TQFP Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	5	pF
C _{CLK}	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C _{IO}	Input/Output capacitance		5	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	100-pin TQFP Package	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, in		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	accordance with EIA/JESD51.	4.08	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Note

^{11.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [12, 13]	Dan andrekta in	-1	-167		
Parameter [12, 10]	Description	Min	Max	Unit	
t _{POWER}	V _{DD} (Typical) to the First Access ^[14]	1	_	ms	
Clock		·		•	
t _{CYC}	Clock Cycle Time	6.0	_	ns	
t _{CH}	Clock HIGH	2.2	_	ns	
t _{CL}	Clock LOW	2.2	_	ns	
Output Times		·			
t _{CO}	Data Output Valid after CLK Rise	-	3.4	ns	
t _{DOH}	Data Output Hold after CLK Rise	1.3	_	ns	
t _{CLZ}	Clock to Low Z [15, 16, 17]	1.3	_	ns	
t _{CHZ}	Clock to High Z [15, 16, 17]	-	3.4	ns	
t _{OEV}	OE LOW to Output Valid	-	3.4	ns	
t _{OELZ}	OE LOW to Output Low Z [15, 16, 17]	0	_	ns	
t _{OEHZ}	OE HIGH to Output High Z [15, 16, 17]	-	3.4	ns	
Setup Times			•		
t _{AS}	Address Setup Before CLK Rise	1.5	_	ns	
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.5	_	ns	
t _{ADVS}	ADV Setup Before CLK Rise	1.5	_	ns	
t _{WES}	GW, BWE, BW _X Setup Before CLK Rise	1.5	_	ns	
t _{DS}	Data Input Setup Before CLK Rise	1.5	_	ns	
t _{CES}	Chip Enable Setup Before CLK Rise	1.5	_	ns	
Hold Times				•	
t _{AH}	Address Hold After CLK Rise	0.5	_	ns	
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.5	_	ns	
t _{ADVH}	ADV Hold After CLK Rise	0.5	_	ns	
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.5	_	ns	
t _{DH}	Data Input Hold After CLK Rise	0.5	_	ns	
t _{CEH}	Chip Enable Hold After CLK Rise	0.5	_	ns	

^{12.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

13. Test conditions shown in (a) of Figure 2 on page 11 unless otherwise noted.

14. This part has a voltage regulator internally; t_{POWER} is the time that the power is supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.


15. t_{CHZ}, t_{CLZ}, t_{CLZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in (b) of Figure 2 on page 11. Transition is measured ±200 mV from steady-state voltage.

16. At any voltage and temperature, t_{OEHZ} is less than t_{CLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.



Switching Waveforms

Figure 3. Read Cycle Timing [18]




^{18.} On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 4. Write Cycle Timing [19, 20]




Notes
19. On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 20. Full width write can be initiated by either \overline{GW} LOW, or by \overline{GW} HIGH, \overline{BWE} LOW, and \overline{BW}_X LOW.



Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing [21, 22, 23]




^{21.} On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 22. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by \overline{ADSP} or \overline{ADSC} . 23. \overline{GW} is HIGH.



Switching Waveforms (continued)

Figure 6. ZZ Mode Timing $^{[24, 25]}$



^{24.} Device must be deselected when entering ZZ sleep mode. See cycle descriptions table for all possible signal conditions to deselect the device. 25. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1386S-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


Ordering Code Definitions





Package Diagrams

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 *D



Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
LSB	Least Significant Bit
MSB	Most Significant Bit
OE	Output Enable
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celcius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Documen Documen	Document Title: CY7C1386S, 18-Mbit (512 K × 36) Pipelined DCD Sync SRAM Document Number: 001-43823				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	1897927	See ECN	VKN / AESA	New data sheet.	
*A	2082246	See ECN	JASM	Changed status from Preliminary to Final.	
*B	2958560	See ECN	NJY	Updated Ordering Information (Removed inactive part numbers).	
*C	3219153	04/07/2011	NJY	Added Ordering Code Definitions. Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.	



Document History Page (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*D 3571224	3571224	04/03/2012	PRIT	Updated Features (Removed 250 MHz, 200 MHz frequencies related information, removed 119-ball BGA package and 165-ball FBGA package
				related information).
			Updated Functional Description (Removed the Note "For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com." and its reference removed the Note "CE ₃ CE ₂ are for 100-pin TQFP and 165-ball FBGA	
				packages only. 119-ball BGA is offered only in 1 chip enable." and its reference).
				Updated Selection Guide (Removed 250 MHz, 200 MHz frequencies relatinformation).
				Removed Logic Block Diagram – CY7C1387S.
				Updated Pin Configurations (Removed CY7C1387S related information, removed 119-ball BGA package and 165-ball FBGA package related information).
				Updated Pin Definitions (Removed the Note "CE ₃ , CE ₂ are for 100-pin TQ and 165-ball FBGA packages only. 119-ball BGA is offered only in 1 chip
				enable." and its reference, removed JTAG related information).
				Updated Functional Overview (Removed the Note "CE ₃ , CE ₂ are for 100-TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in 1 careful."
				enable." and its reference). Updated Truth Table (Removed CY7C1387S related information).
				Removed Truth Table (Removed C17C13673 Telated Information).
				Removed IEEE 1149.1 Serial Boundary Scan (JTAG).
				Removed TAP Controller State Diagram.
				Removed TAP Controller Block Diagram.
				Removed TAP Timing.
				Removed TAP AC Switching Characteristics.
				Removed 3.3 V TAP AC Test Conditions.
				Removed 3.3 V TAP AC Output Load Equivalent. Removed 2.5 V TAP AC Test Conditions.
				Removed 2.5 V TAP AC Output Load Equivalent.
				Removed TAP DC Electrical Characteristics and Operating Conditions.
				Removed Identification Register Definitions.
				Removed Scan Register Sizes.
				Removed Identification Codes.
				Removed Boundary Scan Order.
				Updated Operating Range (Removed Industrial Temperature range). Updated Electrical Characteristics (Removed 250 MHz, 200 MHz frequence related information).
				related information). Updated Capacitance (Removed 119-ball BGA package and 165-ball FBG
				package related information). Updated Thermal Resistance (Removed 119-ball BGA package and 165-b FBGA package related information).
				Updated Switching Characteristics (Removed 250 MHz, 200 MHz frequence related information).
				Updated Package Diagrams (Removed 119-ball BGA package and 165-ba FBGA package related information).
				Replaced all instances of IO with I/O across the document.
*E	3978170	04/22/2013	PRIT	No technical updates. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-43823 Rev. *E

Revised April 22, 2013