

36-Mbit (1M × 36/2M × 18) Pipelined Sync SRAM (With ECC)

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250 MHz and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply
- 2.5 V or 3.3 V I/O power supply
- Fast clock-to-output time
 □ 2.5 ns (for 250 MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1440KV33, CY7C1442KV33 and CY7C1440KVE33 are available in Pb-free 100-pin TQFP, and Pb-free and non Pb-free 165-ball FBGA packages.
- IEEE 1149.1 JTAG-compatible boundary scan
- "ZZ" sleep mode option
- On-Chip error correction code (ECC) to reduce soft error rate (SER)

Functional Description

The CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33 SRAM integrate 1M × 36/2M × 18/1M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (\overline{CE}_1) , depth-expansion chip enables (CE $_2$ and \overline{CE}_3), burst control inputs (ADSC, ADSP, and ADV), write enables (BW $_X$ and BWE), and global write (GW). Asynchronous inputs include the output enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see pin descriptions and truth table for further details). Write cycles can be one, two or four bytes wide as controlled by the byte write control inputs. $\overline{\text{GW}}$ when active LOW causes all bytes to be written.

The CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33 operate from a +3.3 V core power supply while all outputs may operate with either a +2.5 V or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


Selection Guide

Description		250 MHz	167 MHz	Unit
Maximum access time		2.5	3.4	ns
Maximum operating current	× 18	220	Not Offered	mA
	× 36	240	190	


Cypress Semiconductor CorporationDocument Number: 001-66676 Rev. *G



Logic Block Diagram - CY7C1440KV33




Logic Block Diagram - CY7C1442KV33





Logic Block Diagram - CY7C1440KVE33





Contents


Pin Configurations	5
Pin Definitions	
Functional Overview	
Single Read Accesses	8
Single Write Accesses Initiated by ADSP	8
Single Write Accesses Initiated by ADSC	9
Burst Sequences	9
Sleep Mode	9
On-Chip ECC	
Interleaved Burst Address Table	10
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	
Truth Table	
Partial Truth Table for Read/Write	
Partial Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port (TAP)	13
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	

TAP DC Electrical Characteristics	
and Operating Conditions	17
Identification Register Definitions	
Scan Register Sizes	
Identification Codes	18
Boundary Scan Order	19
Maximum Ratings	
Neutron Soft Error Immunity	
Electrical Characteristics	20
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	24
Ordering Information	
Ordering Code Definitions	28
Package Diagrams	
Acronyms	
Document Conventions	31
Units of Measure	31
Document History Page	32
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	



Pin Configurations

Figure 1. 100-pin TQFP Pinout





Pin Configurations (continued)

Figure 2. 165-ball FBGA Pinout

CY7C1440KV33 (1M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	\overline{BW}_D	\overline{BW}_A	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQPB
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _B	DQ_B
Н	NC	NC	NC	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input-synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1: A0 are fed to the two-bit counter.
\overline{BW}_A , \overline{BW}_B , \overline{BW}_C , \overline{BW}_D	Input-synchronous	Byte write select inputs, active LOW . Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input-synchronous	Global write enable input, active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW_X and \overline{BWE}).
BWE	Input-synchronous	Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-clock	Clock input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input-synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and $\overline{CE_3}$ to select/deselect the device. ADSP is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
CE ₂	Input-synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_3 to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input-synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. Not available for AJ package version. Not connected for BGA. Where referenced, CE_3 is assumed active throughout this document for BGA. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input-asynchronous	Output enable, asynchronous input, active LOW . Controls the direction of the I/O pins. When LOW, the I/O pins behave as <u>outputs</u> . When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input-synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input-synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	Input-synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input-asynchronous	ZZ "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQP _X	I/O-synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power supply	Power supply inputs to the core of the device.

Note

1. X = "Don't Care." H = Logic HIGH, L = Logic LOW.



Pin Definitions (continued)

Name	I/O	Description
V _{SS}	Ground	Ground for the core of the device.
V_{SSQ}	I/O ground	Ground for the I/O circuitry.
$V_{\rm DDQ}$	I/O power supply	Power supply for the I/O circuitry.
MODE	Input-static	Selects burst order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TCK	JTAG-clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V_{SS} . This pin is not available on TQFP packages.
NC	_	No connects. Not internally connected to the die.
NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	No connects . Not internally connected to the die. NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CO}$) is 2.5 ns (250-MHz device).

The CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33 support secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium processors. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\underline{BWE}) and byte write select (BW_X) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous chip selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (3) the write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if $\overline{\text{CE}}_1$ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 2.5 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE₁, CE₂, CE₃ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and $\overline{\text{BW}}_{\text{X}}$) and $\overline{\text{ADV}}$ inputs are ignored during this first cycle.



 $\overline{\text{ADSP}}$ -triggered write accesses require two clock cycles to complete. If $\overline{\text{GW}}$ is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory $\overline{\text{array}}$. If $\overline{\text{GW}}$ is HIGH, then the write operation is controlled by $\overline{\text{BWE}}$ and $\overline{\text{BW}}_X$ signals.

The CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33 provide byte write capability that is described in the Write Cycle Descriptions table. Asserting the byte write enable input (BWE) with the selected byte write (BW $_{\rm X}$) input, will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the write operations.

Because CY7C1440KV33/CY7C1442KV33/CY7<u>C1</u>440KVE33 are common I/O devices, the output enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated <u>whe</u>never a Write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ Write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deserted HIGH, (3) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW_X) are asserted active to conduct a Write to the desired byte(s). $\overline{\text{ADSC}}$ -triggered write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The $\overline{\text{ADV}}$ input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the Write operations.

Because CY7C1440KV33/CY7C1442KV33/CY7<u>C1</u>440KVE33 are common I/O devices, the output enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution,

DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33 provide a two-bit wraparound counter, fed by A1: A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The burst sequence is user selectable through the MODE input. Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$, $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of $\overline{\text{tz}}_{\text{ZZREC}}$ after the ZZ input returns LOW.

On-Chip ECC

CY7C1440KVE33 SRAMs include an on-chip ECC algorithm that detects and corrects all single-bit memory errors, including Soft Error Upset (SEU) events induced by cosmic rays, alpha particles etc. The resulting Soft Error Rate (SER) of these devices is anticipated to be <0.01 FITs/Mb a 4-order-of-magnitude improvement over comparable SRAMs with no On-Chip ECC, which typically have an SER of 200 FITs/Mb or more. To protect the internal data, ECC parity bits (invisible to the user) are used.

The ECC algorithm does not correct multi-bit errors. However, Cypress SRAMs are architected in such a way that a single SER event has a very low probability of causing a multi-bit error across any data word. The extreme rarity of multi-bit errors results in a SER of <0.01 FITs/Mb.



Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	75	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



Truth Table

The truth table for CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33 is as follows [2, 3, 4, 5, 6, 7].

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power-down	None	H	X	X	L	X	L	X	X	X	L-H	Tri-state
Deselect cycle, power-down	None	L	L	X		L	X	X	X	X	L–H	Tri-state
Deselect cycle, power-down	None	L	X	Н		L	X	X	X	X	L–H	Tri-state
Deselect cycle, power-down	None	L	L	X		<u>-</u> Н	L	X	X	X	L–H	Tri-state
Deselect cycle, power-down	None	L	X	Н		Н	L	X	X	X	L–H	Tri-state
Sleep mode, power-down	None	X	X	X	Н	X	X	X	X	X	X	Tri-state
READ cycle, begin burst	External	L	Н	L		L	X	X	X		L–H	Q
READ cycle, begin burst	External	L	н	L		L	X	X	X	Н	L–H	Tri-state
WRITE cycle, begin burst	External	L	н	L	-	H	L	X	L	X	L–H	D
READ cycle, begin burst	External	L	Н	L	L	H	L	X	Н	 L	L–H	Q
READ cycle, begin burst	External	L	Н	L		H	L	X	Н		L-H	Tri-state
READ cycle, begin burst	Next	X	Х	X	L	Н	Н	 	Н	 	L-H	Q
•												
READ cycle, continue burst	Next	X	X	X	L	Н	H	L	Н	<u>н</u>	L–H	Tri-state
READ cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Н	Х	Х	L	X	Н	L	Н	Н	L–H	Tri-state
WRITE cycle, continue burst	Next	Х	Х	Х	┙	Η	Н	Ш	L	Χ	L–H	D
WRITE cycle, continue burst	Next	Н	Х	Х	L	X	Н	L	L	Χ	L–H	D
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-state
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
WRITE cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE₁, CE₂, and CE₃ are available only in the TQFP package. BGA package has only 2 chip selects CE₁ and CE₂.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Partial Truth Table for Read/Write

The partial truth table for read/write for CY7C1440KV33/CY7C1440KVE33 is as follows. [8, 9, 10]

Function (CY7C1440KV33/CY7C1440KVE33)	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

Partial Truth Table for Read/Write

The partial truth table for read/write for CY7C1442KV33 is as follows. [8, 9, 10]

Function (CY7C1442KV33)	GW	BWE	BW _B	BW _A
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write bytes B, A	Н	L	L	L
Write all bytes	Н	L	L	L
Write all bytes	L	X	X	X

- 8. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 9. BW_x represents any byte write signal. To enable any byte write BW_x, a Logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.
 10. Table only lists a partial listing of the byte write combinations. Any combination of BW_x is valid. Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1440KV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with IEEE Standard 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1440KV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register (see TAP Controller Block Diagram on page 15).

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see TAP Controller State Diagram on page 15).

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 15. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 19 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 18.



TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in this section.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the clock captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at, bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram




TAP Controller Block Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

TAP Timing





TAP AC Switching Characteristics


Over the operating Range

Parameter [11, 12]	Description	Min	Max	Unit				
Clock	lock							
t _{TCYC}	TCK clock cycle time	50	_	ns				
t _{TF}	TCK clock frequency	_	20	MHz				
t _{TH}	TCK clock HIGH time	20	-	ns				
t _{TL}	TCK clock LOW time	20	-	ns				
Output Times								
t _{TDOV}	TCK clock LOW to TDO valid	_	10	ns				
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns				
Set-up Times								
t _{TMSS}	TMS set-up to TCK clock rise	5	_	ns				
t _{TDIS}	TDI set-up to TCK clock rise	5	-	ns				
t _{CS}	Capture set-up to TCK rise	5	-	ns				
Hold Times								
t _{TMSH}	TMS hold after TCK clock rise	5	_	ns				
t _{TDIH}	TDI hold after clock rise	5	-	ns				
t _{CH}	Capture hold after clock rise	5	-	ns				

3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



- 11. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register. 12. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 2$ V/ns (Slew Rate).



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.135 to 3.6 V unless otherwise noted)

Parameter [13]	Description	Test C	Test Conditions		Max	Unit
V _{OH1}	Output HIGH voltage	I_{OH} = -4.0 mA, V_{DDQ}	I _{OH} = -4.0 mA, V _{DDQ} = 3.3 V		_	V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	= 2.5 V	2.0	_	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	V _{DDQ} = 3.3 V	2.9	_	V
			V _{DDQ} = 2.5 V	2.1	_	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	_	0.4	V
		I_{OL} = 1.0 mA	V _{DDQ} = 2.5 V	_	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	_	0.2	V
			V _{DDQ} = 2.5 V	_	0.2	V
V _{IH}	Input HIGH voltage	_	V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage	_	V _{DDQ} = 3.3 V	-0.3	0.8	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	$GND \le V_{IN} \le V_{DDQ}$		-5	5	μA

13. All voltages referenced to V_{SS} (GND).



Identification Register Definitions

Instruction Field	Instruction Field CY7C1440KV33 (1M × 36)	
Revision number (31:29)	000	Describes the version number.
Device depth (28:24) ^[14]	01011	Reserved for internal use.
Architecture/memory type (23:18)	000000	Defines memory type and architecture.
Bus width/density(17:12)	100111	Defines width and density.
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	89

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD 100 Captures I/O ring contents. Places the boundary scan register between TDI an not affect SRAM operation.		Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note

14. Bit #24 is "1" in the ID Register Definitions for both 2.5 V and 3.3 V versions of this device.



Boundary Scan Order

165-ball FBGA [15, 16]

CY7C1440KV33 (1M × 36)

Bit #	Ball ID	Bit #	Ball ID	Bit#	ball ID		Bit#	Ball ID
1	N6	26	E11	51	A3	İ	76	N1
2	N7	27	D11	52	A2	İ	77	N2
3	N10	28	G10	53	B2		78	P1
4	P11	29	F10	54	C2		79	R1
5	P8	30	E10	55	B1		80	R2
6	R8	31	D10	56	A1		81	P3
7	R9	32	C11	57	C1		82	R3
8	P9	33	A11	58	D1		83	P2
9	P10	34	B11	59	E1		84	R4
10	R10	35	A10	60	F1		85	P4
11	R11	36	B10	61	G1		86	N5
12	H11	37	A9	62	D2		87	P6
13	N11	38	B9	63	E2		88	R6
14	M11	39	C10	64	F2		89	Internal
15	L11	40	A8	65	G2			
16	K11	41	B8	66	H1			
17	J11	42	A7	67	H3			
18	M10	43	B7	68	J1			
19	L10	44	B6	69	K1			
20	K10	45	A6	70	L1			
21	J10	46	B5	71	M1			
22	H9	47	A5	72	J2			
23	H10	48	A4	73	K2			
24	G11	49	B4	74	L2			
25	F11	50	В3	75	M2			

Notes
15. Balls that are NC (No Connect) are preset LOW.
16. Bit# 89 is preset HIGH.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

and the control of th
Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $\rm V_{DD}$ relative to GND–0.3 V to +4.6 V
Supply voltage on V_{DDQ} relative to GND –0.3 V to +V $_{DD}$
DC voltage applied to outputs in tri-state0.5 V to V _{DDQ} + 0.5 V
DC input voltage–0.5 V to V_{DD} + 0.5 V
Current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, method 3015)
Latch up current

Operating Range

Range	Ambient Temperature	V _{DD}	V_{DDQ}
Commercial	0 °C to +70 °C		2.5 V – 5% to
Industrial	–40 °C to +85 °C	+ 10%	V_{DD}

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU (Device without ECC)	Logical Single-Bit	25 °C	<5	5	FIT/ Mb
LSBU (Device with ECC)	Upsets		0	0.01	FIT/ Mb
LMBU (All Devices)	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL (All Devices)	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

^{*} No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics

Over the Operating Range

Parameter [17, 18]	Description	Test Conditions	Min	Max	Unit
V_{DD}	Power supply voltage	-	3.135	3.6	V
V_{DDQ}	I/O supply voltage	for 3.3 V I/O	3.135	V_{DD}	V
		for 2.5 V I/O	2.375	2.625	V
V _{OH}	Output HIGH voltage	for 3.3 V I/O, I _{OH} = -4.0 mA	2.4	_	V
		for 2.5 V I/O, I _{OH} = -1.0 mA	2.0	_	V
V _{OL}	Output LOW voltage	for 3.3 V I/O, I _{OL} = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA	-	0.4	V
V _{IH}	Input HIGH voltage ^[17]	for 3.3 V I/O	2.0	V _{DD} + 0.3 V	V
		for 2.5 V I/O	1.7	V _{DD} + 0.3 V	V
V_{IL}	Input LOW voltage[17]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input current of MODE	Input = V _{SS}	-30	-	μA
		Input = V _{DD}	_	5	μΑ
	Input current of ZZ	Input = V _{SS}	-5	_	μΑ
		Input = V _{DD}	-	30	μΑ
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disabled	-5	5	μA

^{17.} Overshoot: $V_{IH}(AC) < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 18. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD}(min)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [17, 18]	Description	Test Con	ditions		Min	Max	Unit
I _{DD}	V _{DD} operating supply current	$V_{DD} = Max$, $I_{OUT} = 0 \text{ mA}$,	4-ns cycle, 250 MHz	× 18 × 36	-	220 240	mA
		$f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 167 MHz	× 36	-	190	mA
I _{SB1}	Automatic CE power-down	V _{DD} = Max,	4-ns cycle,	× 18	_	85	mA
	current – TTL inputs	device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$,	250 MHz	× 36	_	90]
		$f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 167 MHz	× 36	_	90	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	$\begin{aligned} & V_{DD} = \text{Max}, \\ & \text{device deselected}, \\ & V_{IN} \leq 0.3 \text{ V or} \\ & V_{IN} \geq V_{DDQ} - 0.3 \text{ V}, \\ & f = 0 \end{aligned}$	All speeds	× 18	_	75	mA
				× 36	-	80	
I _{SB3}	current – CMOS inputs	$\begin{split} &V_{DD} = \text{Max},\\ &\text{device deselected},\\ &V_{IN} \leq 0.3 \text{ V or}\\ &V_{IN} \geq V_{DDQ} - 0.3 \text{ V},\\ &f = f_{MAX} = 1/t_{CYC} \end{split}$	4-ns cycle,	× 18	_	85	mA
			250 MHz	× 36		90	
			6-ns cycle, 167 MHz	× 36	_	90	mA
I _{SB4}	Automatic CE Power-down Current – TTL Inputs	$\begin{aligned} & V_{DD} = \text{Max}, \\ & \text{device deselected}, \\ & V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ & \text{f} = 0 \end{aligned}$	All speeds	×18	_	75	mA
				× 36	-	80	



Capacitance


Parameter [19]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	5	5	pF
C _{CLK}	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	5	pF
C _{I/O}	Input/output capacitance		5	5	pF

Thermal Resistance

Parameter [19]	Description	Test Co	onditions	100-pin TQFP Package	165-ball FBGA Package	Unit
Θ_{JA}	Thermal resistance		With Still Air (0 m/s)	35.36	14.24	°C/W
		•	With Air Flow (1 m/s)	31.30	12.47	°C/W
			With Air Flow (3 m/s)		11.40	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	measuring thermal impedance, per EIA/JESD51.	-	7.52	3.92	°C/W
Θ_{JB}	Thermal resistance (junction to board)			28.89	7.19	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Note

^{19.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range


Parameter [20, 21]	Description	-2	-250		– 167	
	Description	Min	n Max Min		Max	Unit
t _{POWER}	V _{DD} (Typical) to the first access ^[22]	1	_	1	_	ms
Clock			·	•		
t _{CYC}	Clock cycle time	4.0	_	6	_	ns
t _{CH}	Clock HIGH	1.5	_	2.4	_	ns
t _{CL}	Clock LOW	1.5	_	2.4	_	ns
Output Times		•	•	•	•	
t _{CO}	Data output valid after CLK rise	_	2.5	_	3.4	ns
t _{DOH}	Data output hold after CLK rise	1.0	_	1.5	_	ns
t _{CLZ}	Clock to low Z ^[23, 24, 25]	1.0	_	1.5	_	ns
t _{CHZ}	Clock to high Z ^[23, 24, 25]	_	2.6	_	3.4	ns
t _{OEV}	OE LOW to output valid	_	2.6	_	3.4	ns
t _{OELZ}	OE LOW to output low Z ^[23, 24, 25]	0	_	0	_	ns
t _{OEHZ}	OE HIGH to output high Z ^[23, 24, 25]	_	2.6	-	3.4	ns
Set-up Times			·	•		
t _{AS}	Address set-up before CLK rise	1.2	_	1.5	_	ns
t _{ADS}	ADSC, ADSP set-up before CLK rise	1.2	_	1.5	_	ns
t _{ADVS}	ADV set-up before CLK rise	1.2	_	1.5	_	ns
t _{WES}	GW, BWE, BW _X set-up before CLK rise	1.2	_	1.5	_	ns
t _{DS}	Data input set-up before CLK rise	1.2	_	1.5	_	ns
t _{CES}	Chip enable set-up before CLK rise	1.2	_	1.5	_	ns
Hold Times			ı	•		
t _{AH}	Address hold after CLK rise	0.3	_	0.5	_	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.3	_	0.5	_	ns
t _{ADVH}	ADV hold after CLK rise	0.3	_	0.5	_	ns
t _{WEH}	GW, BWE, BW _X hold after CLK rise	0.3	_	0.5	_	ns
t _{DH}	Data input hold after CLK rise	0.3	_	0.5	_	ns
t _{CEH}	Chip enable hold after CLK rise	0.3	_	0.5	_	ns

^{20.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.
21. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
22. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.

^{23.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in (b) of Figure 3 on page 22. Transition is measured ± 200 mV from steady-state voltage. 24. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

^{25.} This parameter is sampled and not 100% tested.






Note 26. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.







^{27.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 28. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BW}_X LOW.



Switching Waveforms (continued)

Figure 6. Read/Write Cycle Timing $^{[29,\ 30,\ 31]}$ t_{CYC} t_{CL} t_{ADS} | t_{ADH} ADSP ADSC tas i tah ADDRESS $t_{WES}^{|} t_{WEH}$ BWE, \overline{BW}_X t_{CES |} t_{CEH} CE ADV ŌĒ t_{DS} t_{DH} t_{CO} ►| ^toelz D(A5) D(A6) Data In (D) High-Z D(A3) [†]OEHZ |**←** [†]CLZ Q(A4+3) Q(A4+2) Data Out (Q) Q(A1) Q(A2) Q(A4) Q(A4+1) High-Z Back-to-Back READs Single WRITE BURST READ Back-to-Back WRITES DON'T CARE UNDEFINED


Notes

^{29.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 30. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by \overline{ADSP} or \overline{ADSC} . 31. \overline{GW} is HIGH.



Switching Waveforms (continued)

Figure 7. ZZ Mode Timing $^{[32,\ 33]}$



Notes
32. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
33. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Table 1 lists the ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products.

Table 1. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1440KV33-250AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1440KV33-250BZXI	51-85195	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	Industrial
	CY7C1442KV33-250AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
167	CY7C1440KV33-167AXC		100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	
	CY7C1440KVE33-167AXC		100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	

Ordering Code Definitions




Document Number: 001-66676 Rev. *G



Package Diagrams


Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050







Package Diagrams (continued)

Figure 9. 165-ball FBGA (15 × 17 × 1.4 mm (0.5 Ball Diameter)) Package Outline, 51-85195







51-85195 *D

Document Number: 001-66676 Rev. *G



Acronyms

Table 2. Acronyms Used in this Document

Acronym	Description
CE	Chip Enable
CEN	Clock Enable
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JTAG	Joint Test Action Group
NoBL	No Bus Latency
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TQFP	Thin Quad Flat Pack
WE	Write Enable
ECC	Error Correcting Code

Document Conventions

Units of Measure

Table 3. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
mm	millimeter		
ms	millisecond		
ns	nanosecond		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

ECC)	Document Title: CY7C1440KV33/CY7C1442KV33/CY7C1440KVE33, 36-Mbit (1M × 36/2M × 18) Pipelined Sync SRAM (Wit ECC) Document Number: 001-66676				
Rev.	ECN	Issue Date	Orig. of Change	Description of Change	
*E	4680535	04/10/2015	PRIT	Changed status from Preliminary to Final.	
*F	4757974	05/07/2015	DEVM	Updated Functional Overview: Updated ZZ Mode Electrical Characteristics: Changed maximum value of I _{DDZZ} parameter from 89 mA to 75 mA.	
*G	5338013	07/05/2016	PRIT	Updated Truth Table. Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU (Device without ECC) parameter. Updated to new template.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-66676 Rev. *G Revised July 5, 2016 Page 33 of 33