

# 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture

#### **Features**

- No Bus Latency<sup>™</sup> (NoBL<sup>™</sup>) architecture eliminates dead cycles between write and read cycles.
- Can support up to 133-MHz bus operations with zero wait states
- · Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT<sup>™</sup> devices
- Internally self-timed output buffer control to eliminate the need to use OE
- · Registered inputs for flow-through operation
- · Byte Write capability
- 2.5V/1.8V I/O power supply
- Fast clock-to-output times
  - 6.5 ns (for 133-MHz device)
  - 8.5 ns (for 100-MHz device)
- Clock Enable (CEN) pin to enable clock and suspend operation
- · Synchronous self-timed writes
- Asynchronous Output Enable
- Offered in JEDEC-standard lead-free 100 TQFP, and 165-ball fBGA packages for CY7C1471V25 and CY7C1473V25. 209-ball fBGA package for CY7C1475V25.
- Three chip enables for simple depth expansion.
- Automatic Power-down feature available using ZZ mode or CE deselect.
- JTAG boundary scan for BGA and fBGA packages
- Burst Capability—linear or interleaved burst order
- · Low standby power

## Functional Description<sup>[1]</sup>

The CY7C1471V25, CY7C1473V25 and CY7C1475V25 are 2.5V, 2M x 36/4M x 18/1M x 72 Synchronous Flow-through Burst SRAMs designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1471V25, CY7C1473V25 and CY7C1475V25 are equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of <a href="the-clock">the clock</a>. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four Byte Write Select (BW<sub>X</sub>) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.


## Selection Guide


	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	305	275	mA
Maximum CMOS Standby Current	120	120	mA

Note:


<sup>1.</sup> For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.














## **Pin Configurations**


#### 100-lead TQFP





**Pin Configurations** (continued)

#### 100-lead TQFP





**Pin Configurations** (continued)

## 165-ball fBGA (3 Chip Enable with JTAG) CY7C1471V25 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{CE}_3$	CEN	ADV/LD	Α	Α	NC
В	NC	Α	CE2	BW <sub>D</sub>	BW <sub>A</sub>	CLK	WE	ŌĒ	Α	Α	NC / 144M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>A</sub>
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	А

## CY7C1473V25 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ <sub>1</sub>	$\overline{BW}_B$	NC	$\overline{CE}_3$	CEN	ADV/LD	Α	Α	А
В	NC	Α	CE2	NC	BW <sub>A</sub>	CLK	WE	OE	Α	Α	NC / 144M
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>A</sub>
D	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
Е	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
F	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
G	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
K	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
L	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
M	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
N	DQP <sub>B</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	Α	А	Α	TMS	A0	TCK	А	Α	Α	А



**Pin Configurations** (continued)

## 209-ball PBGA

## $CY7C1475V25 (1M \times 72)$

	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	Α	CE <sub>2</sub>	Α	ADV/LD	Α	Œ <sub>3</sub>	Α	DQb	DQb
В	DQg	DQg	BWS <sub>c</sub>	BWS <sub>g</sub>	NC	WE	Α	BWS <sub>b</sub>	BWS <sub>f</sub>	DQb	DQb
С	DQg	DQg	BWS <sub>h</sub>	BWS <sub>d</sub>	NC	Œ <sub>1</sub>	NC	BWS <sub>e</sub>	BWS <sub>a</sub>	DQb	DQb
D	DQg	DQg	V <sub>SS</sub>	NC	NC	ŌE	NC	NC	$V_{SS}$	DQb	DQb
E	DQPg	DQPc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{DD}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQPf	DQPb
F	DQc	DQc	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	DQf	DQf
G	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
Н	DQc	DQc	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SSQ}$	DQf	DQf
J	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
K	NC	NC	CLK	NC	V <sub>SS</sub>	CEN	$V_{SS}$	NC	NC	NC	NC
L	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQa	DQa
M	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	DQa	DQa
N	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	DQa	DQa
Р	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	ZZ	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	DQa	DQa
R	DQPd	DQPh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{DD}$	$V_{DD}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	DQPa	DQPe
Т	DQd	DQd	$V_{SS}$	NC	NC	MODE	NC	NC	$V_{SS}$	DQe	DQe
U	DQd	DQd	NC	Α	Α	Α	Α	Α	NC	DQe	DQe
V	DQd	DQd	Α	Α	Α	A1	Α	Α	Α	DQe	DQe
W	DQd	DQd	TMS	TDI	Α	A0	Α	TDO	TCK	DQe	DQe





## **Pin Definitions**

Name	1/0	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW <sub>A</sub> , BW <sub>B</sub> , BW <sub>C</sub> , BW <sub>D</sub> , BW <sub>E</sub> , BW <sub>F</sub> , BW <sub>G</sub> , BW <sub>H</sub>	Input- Synchronous	Byte Write Inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ , and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>2</sub> to select/deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the <u>SRAM</u> . When deasserted HIGH the <u>Clock</u> signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to V <sub>SS</sub> or left floating.
DQ <sub>s</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines.</b> As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ <sub>s</sub> and DQP <sub>X</sub> are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines.</b> Functionally, these signals are identical to DQ <sub>s</sub> . During write sequences, DQP <sub>X</sub> is controlled by BW <sub>X</sub> correspondingly.
MODE	Input Strap Pin	<b>Mode Input. Selects the burst order of the device.</b> When tied to Gnd selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{\rm DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device.





### Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output Synchronous	<b>Serial data-out to the JTAG circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG-Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	-	<b>No Connects</b> . Not internally connected to the die. 144M and 288M are address expansion pins and are not internally connected to the die.

#### **Functional Overview**

The CY7C1471V25, CY7C1473V25 and CY7C1475V25 are synchronous flow-through burst SRAMs designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>) active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable (WE).  $BW_\chi$  can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### **Single Read Accesses**

A Read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect)

can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1471V25, CY7C1473V25 and CY7C1475V25 has an on-chip burst counter that allows the user the ability to supply a single address and conduct <u>up</u> to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  are ALL asserted active, and (3) the write signal  $\overline{WE}$  is asserted LOW. The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQs and DQP<sub>X</sub>.

On the next clock rise the data presented to DQs and DQP $_{\rm X}$  (or a subset for Byte Write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

 $\overline{\text{The}}$  data written during the Write operation is controlled by  $\overline{\text{BW}_X}$  signals. The CY7C1471V25, CY7C1473V25 and CY7C1475V25 provide Byte Write capability that is described in the truth table. Asserting the Write Enable input (WE) with the selected Byte Write Select input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write





operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1471V25, CY7C1473V25 and CY7C1475V25 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable ( $\overline{\text{OE}}$ ) can be deasserted HIGH before presenting data to the DQs and DQP $_{X}$  inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQP $_{X}$  are automatically tri-stated during the data portion of a Write cycle, regardless of the state of  $\overline{\text{OE}}$ .

#### **Burst Write Accesses**

The CY7C1471V25, CY7C1473V25 and CY7C1475V25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_X$  inputs must be driven in each cycle of the Burst Write, in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

## Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



## **Truth Table**<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{X}}$	ŌĒ	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Χ	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Χ	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Χ	L	L->H	Tri-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Χ	L	L->H	Tri-State
Read Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
Dummy Read (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
Write Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
Write Abort (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Χ	Н	L->H	-
Sleep Mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

#### Truth Table for Read/Write<sup>[2, 3, 9]</sup>

Function (CY7C1471V25)	WE	BW <sub>A</sub>	BW <sub>B</sub>	BW <sub>C</sub>	BW <sub>D</sub>
Read	Н	Х	Х	Х	Х
Write No bytes written	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	Н	Н	Н	L
Write All Bytes	L	L	L	L	L

#### Notes:

- X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW<sub>X</sub> = L signifies at least one Byte Write Select is active, BW<sub>X</sub> = Valid signifies that the desired Byte Write Selects are asserted, see Truth Table for details.
  Write is defined by BW<sub>X</sub>, and WE. See Truth Table for Read/Write.
  When a Write cycle is detected, all I/Os are tri-stated, even during Byte Writes.
  The DQs and DQP<sub>X</sub> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

- 6. CEN = H, inserts wait states.
- 7. Device will power-up deselected and the I/Os in a tri-state condition, regardless of  $\overline{\text{OE}}$ .
- 8.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Tri-state when  $\overline{\text{OE}}$  is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when  $\overline{\text{OE}}$  is active.
- 9. Table only lists a partial listing of the byte write combinations. Any Combination of BWX is valid Appropriate write will be done based on which byte write is active.





## Truth Table for Read/Write<sup>[2, 3, 9]</sup>

Function (CY7C1473V25)	WE	BW <sub>b</sub>	BWa	
Read	Н	Х	X	
Write - No Bytes Written	L	Н	Н	
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L	
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н	
Write Both Bytes	L	L	L	
Truth Table for Read/Write <sup>[2, 3, 9]</sup>	·			
Function (CY7C1475V25)	V	/E	BW <sub>x</sub>	
Read		Н	X	
Write – No Bytes Written		L		
Write Byte X – (DQ <sub>x</sub> and DQP <sub>x)</sub>		L		
Write All Bytes		L,	All BW = L	



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1471V25, CY7C1473V25, and CY7C1475V25 and incorporate a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V or 1.8V I/O logic levels.

The CY7C1471V25, CY7C1473V25, and CY7C1475V25 contain a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V\_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{\rm DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

#### **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.



#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V<sub>SS</sub>) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

## SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still



possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

## **TAP Timing**



TAP AC Switching Characteristics Over the Operating Range<sup>[10, 11]</sup>

Clock           t <sub>TCYC</sub> TCK Clock Cycle Time           t <sub>TF</sub> TCK Clock Frequency	50		
t <sub>TF</sub> TCK Clock Frequency			
	50		ns
		20	MHz
t <sub>TH</sub> TCK Clock HIGH time	25		ns
t <sub>TL</sub> TCK Clock LOW time	25		ns
Output Times	•		
t <sub>TDOV</sub> TCK Clock LOW to TDO Valid		5	ns
t <sub>TDOX</sub> TCK Clock LOW to TDO Invalid	0		ns
Set-up Times	•		
t <sub>TMSS</sub> TMS Set-up to TCK Clock Rise	5		ns
t <sub>TDIS</sub> TDI Set-up to TCK Clock Rise	5		ns
t <sub>CS</sub> Capture Set-up to TCK Rise	5		ns
Hold Times	•		
t <sub>TMSH</sub> TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub> TDI Hold after Clock Rise	5		ns
t <sub>CH</sub> Capture Hold after Clock Rise	5		ns

#### Notes:

<sup>10.</sup>t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register.

<sup>11.</sup> Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.






## 1.8V TAP AC Test Conditions

Input pulse levels	0.2V to V <sub>DDQ</sub> – 0.2
Input rise and fall time	1 ns
Input timing reference levels	0.9V
Output reference levels	0.9V
Test load termination supply voltage.	0.9V


## 1.8V TAP AC Output Load Equivalent



#### 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

## 2.5V TAP AC Output Load Equivalent



## TAP DC Electrical Characteristics And Operating Conditions (0°C < $T_A$ < +70°C; $V_{DD}$ = 2.375 to 2.625 unless otherwise noted)<sup>[12]</sup>

Parameter	Description	Test Conditions		Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	$I_{OH} = -1.0 \text{ mA}, V_{DDQ} = 2.5 \text{V}$			V
V <sub>OH2</sub>	Output HIGH Voltage	$I_{OH} = -100 \mu A$	$V_{DDQ} = 2.5V$	2.1		V
			$V_{DDQ} = 1.8V$	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 2.5V$		0.2	V
			$V_{DDQ} = 1.8V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 1.8V$	1.26	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		$V_{DDQ} = 2.5V$	-0.3	0.7	V
		$V_{DDQ} = 1.8V$	-0.3	0.36	V	
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$		-5	5	μA

## **Identification Register Definitions**

Instruction Field	CY7C1471V25 (2MX36)	CY7C1473V25 (4MX18)	CY7C1475V25 (1MX72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24)	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	001001	001001	001001	Defines memory type and architecture
Bus Width/Density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

Note:

12. All voltages referenced to  $V_{SS}$  (GND).





## **Scan Register Sizes**

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order-165FBGA	71	52	-
Boundary Scan Order- 209BGA	-	-	110

## **Identification Codes**

Instruction	Code	Description	
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.	
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.	
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.	
RESERVED	011	Do Not Use: This instruction is reserved for future use.	
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.	
RESERVED	101	Do Not Use: This instruction is reserved for future use.	
RESERVED	110	Do Not Use: This instruction is reserved for future use.	
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.	



## **Boundary Scan Exit Order (x36)**

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11

## **Boundary Scan Exit Order (x36)** (continued)

Bit #	165-Ball ID
38	M11
39	L11
40	M10
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8
61	B8
62	A7
63	B7
64	B6
65	A6
66	B5
67	A5
68	A4
69	B4
70	В3
71	A3
72	A2
73	B2



## **Boundary Scan Exit Order (x18)**

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
14	R4
15	P6
16	R6
17	N6
18	P11
19	R8
20	P3
21	P4
22	P8
23	P9
24	P10
25	R9
26	R10
27	R11
28	M10
29	L10
30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11
37	C11
38	A11
39	A10
40	B10
41	A9
42	B9
43	A8
44	B8

## **Boundary Scan Exit Order (x18)** (continued)

Bit #	165-Ball ID
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	B3
52	A3
53	A2
54	B2

## **Boundary Scan Exit Order (x72)**

Bit #	209-Ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2
13	G1
14	G2
15	H1
16	H2
17	J1
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1
29	T1
30	T2





## **Boundary Scan Exit Order (x72)** (continued)

Bit #	209-Ball ID		
31	U1		
32	U2		
33	V1		
34	V2		
35	W1		
36	W2		
37	T6		
	V3		
38	V3 V4		
39			
40	U4		
41	W5		
42	V6		
43	W6		
44	U3		
45	U9		
46	V5		
47	U5		
48	U6		
49	W7		
50	V7		
51	U7		
52	V8		
53	V9		
54	W11		
55	W10		
56	V11		
57	V10		
58	U11		
59	U10		
60	T11		
61	T10		
62	R11		
63	R10		
64	P11		
65	P10		
66	N11		
67	N10		
68	M11		
69	M10		
70	L11		
71	L10		
72	P6		
73	J11		
74	J10		
	<u> </u>		

## **Boundary Scan Exit Order (x72)** (continued)

Bit #	209-Ball ID		
75	H11		
76	H10		
77	G11		
78	G10		
79	F11		
80	F10		
81	E10		
82	E11		
83	D11		
84	D10		
85	C11		
86	C10		
87	B11		
88	B10		
89	A11		
90	A10		
91	A9		
92	U8		
93	A7		
94	A5		
95	A6		
96	D6		
97	B6		
98	D7		
99	K3		
100	A8		
101	B4		
102	B3		
103	C3		
104	C4		
105	C8		
106	C9		
107	B9		
108	B8		
109	A4		
110	C6		
111	B7		
112	A3		





## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.......55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +3.6V

DC Voltage Applied to Outputs in Tri-State ...... -0.5V to  $V_{DDQ}$  + 0.5V DC Input Voltage.....-0.5V to V<sub>DD</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	. >2001V
Latch-up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	2.5V-5%/+5%	1.7V to V <sub>DD</sub>

## Electrical Characteristics Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			2.375	2.625	V
$V_{DDQ}$	I/O Supply Voltage	$V_{DDQ} = 2.5V$			$V_{DD}$	V
		V <sub>DDQ</sub> = 1.8V		1.7	1.9	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}, V_{DDQ} = -1.0 \text{ mA}$	= 2.5V	2.0		V
		$V_{DD}$ = Min., $I_{OH}$ = -100 $\mu$ A, $V_{DDQ}$ =	: 1.8V	1.6		V
V <sub>OL</sub>	Output LOW Voltage	$V_{DD}$ = Min., $I_{OL}$ = 1.0 mA, $V_{DDQ}$ = 2	2.5V		0.4	V
		$V_{DD} = Min., I_{OL} = 100 \mu A, V_{DDQ} = 1$	.8V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[13]</sup>	V <sub>DDQ</sub> = 2.5V		1.7	V <sub>DD</sub> + 0.3V	V
		V <sub>DDQ</sub> = 1.8V		1.26	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage[13]	$V_{DDQ} = 2.5V$		-0.3	0.7	V
		V <sub>DDQ</sub> = 1.8V		-0.3	0.36	V
I <sub>X</sub>	Input Load Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>-</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>				μА
		Input = $V_{DD}$			30	μА
	Input Current of ZZ	Input = V <sub>SS</sub>				μА
		Input = $V_{DD}$			5	μА
l <sub>oz</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled		<b>–</b> 5	5	μА
$I_{DD}$	V <sub>DD</sub> Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	6.5-ns cycle, 133 MHz		305	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	8.5-ns cycle, 100 MHz		275	mA
I <sub>SB1</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	6.5-ns cycle, 133 MHz		170	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ f = f <sub>MAX</sub> , inputs switching	8.5-ns cycle, 100 MHz		170	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{V or } V_{IN} \ge V_{DD} - 0.3 \text{V},$ f = 0, inputs static	All speeds		120	mA
I <sub>SB3</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected, or	6.5-ns cycle, 133 MHz		170	mΑ
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ $f = f_{MAX}$ , inputs switching	8.5-ns cycle, 100 MHz		170	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	$\begin{aligned} &V_{DD} = \text{Max, Device Deselected,} \\ &V_{IN} \geq V_{DD} - 0.3 \text{V or } V_{IN} \leq 0.3 \text{V,} \\ &f = 0, \text{ inputs static} \end{aligned}$	All Speeds		135	mA

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DD}$  +1.5V (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 14.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} \le V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## Thermal Resistance<sup>[15]</sup>


Parameter	Description	Test Conditions	165 fBGA Package	209 BGA Package	TQFP Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for	16.3	15.2	24.63	°C/W
ΘJC	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA / JESD51.	2.1	1.7	2.28	°C/W

## Capacitance<sup>[15]</sup>

Parameter	Description	Test Conditions	TQFP Max.	209-BGA Max.	165-fBGA Max.	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	$V_{DD} = 2.5V$ $V_{DDQ} = 2.5V$	5	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	]	8	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance	]	6	6	6	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	5	5	pF

#### **AC Test Loads and Waveforms**

#### 2.5V I/O Test Load



#### Note:

15. Tested initially and after any design or process change that may affect these parameters





## Switching Characteristics Over the Operating Range<sup>[20, 21]</sup>

		133 MHz		100 MHz			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
t <sub>POWER</sub>		1		1		ms	
Clock		•	•	•	•		
t <sub>CYC</sub>	Clock Cycle Time	7.5		10		ns	
t <sub>CH</sub>	Clock HIGH	2.5		3.0		ns	
t <sub>CL</sub>	Clock LOW	2.5		3.0		ns	
Output Times		•	•	•	•		
t <sub>CDV</sub>	Data Output Valid After CLK Rise		6.5		8.5	ns	
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.5		2.5		ns	
t <sub>CLZ</sub>	Clock to Low-Z <sup>[17, 18, 19]</sup>	3.0		3.0		ns	
t <sub>CHZ</sub>	Clock to High-Z <sup>[17, 18, 19]</sup>		3.8		4.5	ns	
t <sub>OEV</sub>	OE LOW to Output Valid	3.0		3.8	ns		
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[17, 18, 19]</sup>	0 0			ns		
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[17, 18, 19]</sup>	n-Z <sup>[17, 18, 19]</sup> 3.0		4.0	ns		
Set-up Times	'	•	•	I.			
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.5 1.5			ns		
t <sub>ALS</sub>	ADV/LD Set-up Before CLK Rise	1.5		1.5		ns	
t <sub>WES</sub>	WE, BW <sub>X</sub> Set-up Before CLK Rise	1.5		1.5		ns	
t <sub>CENS</sub>	CEN Set-up Before CLK Rise	1.5		1.5		ns	
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.5		1.5		ns	
t <sub>CES</sub>	Chip Enable Set-Up Before CLK Rise	1.5		1.5		ns	
Hold Times	'	•	•	I.			
t <sub>AH</sub>	Address Hold After CLK Rise	ss Hold After CLK Rise 0.5 0.5			ns		
t <sub>ALH</sub>	ADV/LD Hold After CLK Rise	0.5 0.5			ns		
t <sub>WEH</sub>	WE, BW <sub>X</sub> Hold After CLK Rise	0.5 0.5			ns		
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.5 0.5			ns		
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		ns	
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		ns	

#### Notes:

<sup>16.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially, before a read or write operation can be initiated.

<sup>17.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

18. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions

<sup>19.</sup> This parameter is sampled and not 100% tested.


<sup>20.</sup> Timing reference level is 1.25V when  $V_{DDQ} = 2.5V$  and is 0.9V when  $V_{DDQ} = 1.8V$ .

<sup>21.</sup> Test conditions shown in (a) of AC Test Loads unless otherwise noted.



## **Switching Waveforms**

Read/Write Waveforms<sup>[22, 23, 24]</sup>



#### Notes:

22. For this waveform ZZ is tied LOW.


23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

24. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



## Switching Waveforms (continued)

NOP, STALL and DESELECT Cycles<sup>[22, 23, 25]</sup>



DON'T CARE UNDEFINED


#### Note:

25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.



## Switching Waveforms (continued)

ZZ Mode Timing<sup>[26, 27]</sup>



## **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
133	CY7C1471V25-133AXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1473V25-133AXC			
	CY7C1471V25-133BZC	BB165C	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	
	CY7C1473V25-133BZC			
	CY7C1475V25-133BGC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1471V25-133BZXC	BB165C	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	
	CY7C1473V25-133BZXC			
	CY7C1475V25-133BGXC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)	
100	CY7C1471V25-100AXC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	
	CY7C1473V25-100AXC			
	CY7C1471V25-100BZC	BB165C	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	
	CY7C1473V25-100BZC			
	CY7C1475V25-100BGC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1471V25-100BZXC	BB165C	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	
	CY7C1473V25-100BZXC			
	CY7C1475V25-100BGXC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)	

Please contact your local Cypress sales representative for availability of these parts. Lead-free BG packages (Ordering Code: BGX) will be available in 2005.

#### Notes:


26. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 27. DQs are in high-Z when exiting ZZ sleep mode.



## **Package Diagrams**

#### 100-pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101


#### DIMENSIONS ARE IN MILLIMETERS.







## Package Diagrams (continued)

#### 165-Ball FBGA (15 x 17 x 1.40 mm) BB165C








51-85165-\*A



## Package Diagrams (continued)

#### 209-Ball FBGA (14 x 22 x 1.76 mm) BB209A



NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology. All product and company names mentioned in this document are the trademarks of their respective holders.





## **Document History Page**

Document Title: CY7C1471V25, CY7C1473V25 and CY7C1475V25, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture Document Number: 38-05287

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	114674	08/06/02	PKS	New Data Sheet
*A	121522	01/27/03	CJM	Updated features for package offering Updated ordering information Changed Advanced Information to Preliminary
*B	223721	See ECN	NJY	Changed timing diagrams Changed logic block diagrams Modified Functional Description Modified "Functional Overview" section Added boundary scan order for all packages Included thermal numbers and capacitance values for all packages Removed 150MHz speed grade offering Included ISB and IDD values Changed package outline for 165FBGA package and 209-ball BGA package Removed 119-BGA package offering
*C	235012	See ECN	RYQ	Minor Change: The data sheets do not match on the spec system and external web.
*D	243572	See ECN	NJY	Changed ball H2 from V <sub>DD</sub> to NC in the 165-ball FBGA package in page 6 Changed ball R11 in 209-ball BGA package from DQPa to DQPe in page 7 Modified Capacitance values on page 21
*E	299511	See ECN	SYT	Removed 117-MHz Speed Bin Changed $\Theta_{JA}$ from 16.8 to 24.63 °C/W and $\Theta_{JC}$ from 3.3 to 2.28 °C/W for 100 TQFP Package on Page # 22 Added lead-free information for 100-Pin TQFP, 165 FBGA and 209 BGA Packages Added comment of 'Lead-free BG packages availability' below the Ordering Information