

# 16K × 18 Deep Sync FIFOs

#### **Features**

- High speed, low power, first-in first-out (FIFO) memories□ 16K × 18 (CY7C4265)
- 0.5 micron CMOS for optimum speed and power
- High speed 100 MHz operation (10 ns read/write cycle times)
- Low power I<sub>CC</sub> = 45 mA
- Fully asynchronous and simultaneous read and write operation
- Empty, full, half full, and programmable almost empty and almost full status flags
- TTL compatible
- Retransmit function
- Output enable (OE) pins
- Independent read and write enable pins
- Center power and ground pins for reduced noise
- Supports free-running 50 percent duty cycle clock inputs
- Width and depth expansion capability
- 64-pin TQFP and 64-pin STQFP
- Pb-free packages available

### **Functional Description**


The CY7C4265 are high speed, low power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide and are pin/functionally compatible to the CY7C42X5 Synchronous FIFO family. The CY7C4265 can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 18-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free running Clock (WCLK) and a Write Enable pin (WEN). When WEN is asserted, data is written into the FIFO on the rising edge of the WCLK signal. While WEN is held active, data is continually written into the FIFO on each cycle. The output port is controlled in a similar manner by a free-running Read Clock (RCLK) and a Read Enable pin (REN). In addition, the CY7C4265 has an Output Enable pin (OE). The read and write clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable.

Retransmit and Synchronous Almost Full/Almost Empty flag features are available on these devices. Depth expansion is possible using the Cascade Input (WXI, RXI), Cascade Output (WXO, RXO), and First Load (FL) pins. The WXO and RXO pins are connected to the WXI and RXI pins of the next device, and the WXI and RXI pins of the first device is tied to  $V_{\rm SS}$  and the FL pin of all the remaining devices should be tied to  $V_{\rm CC}$ .

For a complete list of related documentation, click here.







## **Contents**


Pin Configurations	3
Pin Description	
Selection Guide	
Density and Package	4
Pin Definitions	4
Architecture	5
Resetting the FIFO	5
FIFO Operation	5
Programming	5
Flag Operation	5
Retransmit	6
Width Expansion Configuration	7
Depth Expansion Configuration	
(with Programmable Flags)	7
Typical AC and DC Characteristics	9
Maximum Ratings	10
Operating Range	
Electrical Characteristics	10
Canacitance	11

AC Test Loads and waveforms	11
Switching Characteristics	12
Switching Waveforms	13
Ordering Information	
16K × 18 Deep Sync FIFO	21
Ordering Code Definitions	
Package Diagrams	
Acronyms	24
Document Conventions	
Units of Measure	
Document History Page	25
Sales, Solutions, and Legal Information	26
Worldwide Sales and Design Support	26
Products	
PSoC® Solutions	26
Cypress Developer Community	
Technical Support	26



## **Pin Configurations**

Figure 1. 64-pin TQFP/STQFP pinout (Top View)



## **Pin Description**

The CY7C4265 provides five status pins. These pins are decoded to determine one of five states: Empty, Almost Empty, Half Full, Almost Full, and Full. The Half Full flag shares the WXO pin. This flag is valid in the standalone and width-expansion configurations. In the depth expansion, this pin provides the expansion out (WXO) information that is used to signal the next FIFO when it is activated.

The Empty and Full flags are synchronous, that is, they change state relative to either the Read Clock (RCLK) or the Write Clock

(WCLK). When entering or exiting the Empty states, the flag is updated exclusively by the RCLK. The flag denoting Full states is updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags remain valid from one clock cycle to the next. The Almost Empty/Almost Full flags become synchronous if the  $V_{CC}/SMODE$  is tied to  $V_{SS}.$  All configurations are fabricated using an advanced  $0.5\mu$  CMOS technology. Input ESD protection is greater than 2001 V, and latch up is prevented by the use of guard rings.

#### **Selection Guide**

Description	7C4265-10	7C4265-15	
Maximum Frequency (MHz)		100	66.7
Maximum Access Time (ns)		8	10
Minimum Cycle Time (ns)		10	15
Minimum Data or Enable Set-Up (ns)		3	4
Minimum Data or Enable Hold (ns)		0.5	1
Maximum Flag Delay (ns)		8	10
Active Power Supply Current (I <sub>CC1</sub> ) (mA)	pply Current (I <sub>CC1</sub> ) (mA) Commercial		45
	Industrial	50	50



# **Density and Package**

Description	CY7C4265
Density	16K × 18
Package	64-pin TQFP, STQFP

## **Pin Definitions**

Signal Name	Description	I/O	Function
D <sub>0-17</sub>	Data Inputs	I	Data inputs for an 18-bit bus.
Q <sub>0-17</sub>	Data Outputs	0	Data outputs for an 18-bit bus.
WEN	Write Enable	I	Enables the WCLK input.
REN	Read Enable	I	Enables the RCLK input.
WCLK	Write Clock	I	The rising edge clocks data into the FIFO when WEN is LOW and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when $\overline{\text{REN}}$ is LOW and the FIFO is not Empty. When LD is asserted, RCLK reads data out of the programmable flag-offset register.
WXO/HF	Write Expansion Out/Half Full Flag	0	Dual-Mode Pin: Single device or width expansion – Half Full status flag. Cascaded – Write Expansion Out signal, connected to WXI of next device.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE	Programmable Almost Empty	0	When $\overline{\text{PAE}}$ is LOW, the FIFO is almost empty based on the almost-empty offset value programmed into the FIFO. PAE is asynchronous when $V_{CC}/\text{SMODE}$ is tied to $V_{CC}$ ; it is synchronized to RCLK when $V_{CC}/\text{SMODE}$ is tied to $V_{SS}$ .
PAF	Programmable Almost Full	0	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. PAF is asynchronous when $V_{CC}/SMODE$ is tied to $V_{CC}$ ; it is synchronized to WCLK when $V_{CC}/SMODE$ is tied to $V_{SS}$ .
LD	Load	I	When $\overline{LD}$ is LOW, $D_{0-17}$ ( $Q_{0-17}$ ) are written (read) into (from) the programmable-flag-offset register.
FL/RT	First Load/ Retransmit	I	Dual-Mode Pin: Cascaded – The first device in the daisy chain has $\overline{FL}$ tied to $V_{SS}$ ; all other devices has $\overline{FL}$ tied to $V_{CC}$ . In standard mode or width expansion, $\overline{FL}$ is tied to $V_{SS}$ on all devices. Not Cascaded – Tied to $V_{SS}$ . Retransmit function is also available in stand-alone mode by strobing RT.
WXI	Write Expansion Input	I	Cascaded – Connected to WXO of previous device. Not Cascaded – Tied to V <sub>SS</sub> .
RXI	Read Expansion Input	I	Cascaded – Connected to RXO of previous device. Not Cascaded – Tied to V <sub>SS</sub> .
RXO	Read Expansion Output	0	Cascaded – Connected to RXI of next device.
RS	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.
ŌĒ	Output Enable	I	When OE is LOW, the FIFO's data outputs drive the bus to which they are connected. If OE is HIGH, the FIFO's outputs are in High Z (high-impedance) state.
V <sub>CC</sub> /SMODE	Synchronous Almost Empty/ Almost Full Flags	I	Dual-Mode Pin: Asynchronous Almost Empty/Almost Full flags – tied to V <sub>CC</sub> . Synchronous Almost Empty/Almost Full flags – tied to V <sub>SS</sub> . (Almost Empty synchronized to RCLK, Almost Full synchronized to WCLK.)



#### Architecture

The CY7C4265 consists of an array of 16 K words of 18 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN, WEN, RS), and flags (EF, PAE, HF, PAF, FF). The CY7C4265 also includes the control signals WXI, RXI, WXO, RXO for depth expansion.

#### Resetting the FIFO

Upon power-up, the FIFO must be reset with a Reset (RS) cycle. This causes the FIFO to enter the Empty condition signified by February End to the Empty condition signified by February End to End to the Empty condition signified by February End to End to the Empty condition signified by February End to Empty Condition and Emp

#### **FIFO Operation**

When the  $\overline{\text{WEN}}$  signal is active (LOW), data present on the D<sub>0-17</sub> pins is written into the FIF<u>O</u> on each rising edge of the WCLK signal. Similarly, when the REN signal is active LOW, data in the FIFO memory are presented on the Q<sub>0-17</sub> outputs. New data is presented on each rising edge of RCLK while REN is active LOW and  $\overline{\text{OE}}$  is LOW. REN must setup t<sub>ENS</sub> before RCLK for it to be a valid read function. WEN must occur tENS before WCLK for it to be a valid write function.

An output ena<u>ble</u>  $(\overline{OE})$  pin is provided to three-state the  $Q_{0-17}$  outputs when  $\overline{OE}$  is deasserted. When  $\overline{OE}$  is enabled (LOW), data in the output register is avail<u>able</u> to the  $Q_{0-17}$  outputs after  $t_{OE}$ . If devices are cascaded, the  $\overline{OE}$  function only outputs data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and under flow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-17}$  outputs even after additional reads occur.

#### **Programming**

The CY7C4265 devices contain two 14-bit offset registers. Data present on  $D_{0-13}$  during a program write determines the distance from Empty (Full) that the Almost Empty (Almost Full) flags become active. If the user elects not to program the FIFO's flags, the default offset values are used (see Table 1). When the Load LD pin is set LOW and WEN is set LOW, data on the inputs  $D_{0-13}$  is written into the Empty offset register on the first LOW-to-HIGH transition of the Write Clock (WCLK). When the LD pin and WEN are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the Write Clock (WCLK). The third transition of the Write Clock (WCLK) again writes to the Empty offset register (see Table 1). Writing all offset registers does not have to occur at one time. One or two offset registers can be written and then, by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is

set LOW, and  $\overline{\text{WEN}}$  is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the LD pin is set LOW and REN is set LOW; then, data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK).

Table 1. Write Offset Register

LD	WEN	WCLK <sup>[1]</sup>	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

#### Flag Operation

The CY7C4265 devices provide five flag pins to indicate the condition of the FIFO contents. Empty and Full are synchronous. PAE and PAF are synchronous if  $V_{CC}/SMODE$  is tied to  $V_{SS}$ .

#### Full Flag

The Full Flag (FF) goes LOW when device is Full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN. FF is synchronized to WCLK: it is exclusively updated by each rising edge of WCLK.

#### Empty Flag

The Empty Flag (EF) goes LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN. EF is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.

#### Programmable Almost Empty/Almost Full Flag

The CY7C4265 features programmable Almost Empty and Almost Full Flags. Each flag can be programmed (described in the Programming section) a specific distance from the corresponding boundary flags (Empty or Full). When the FIFO contains the number of words or fewer for which the flags have been programmed, the PAF or PAE are asserted, signifying that the FIFO is either Almost Full or Almost Empty. See Table 2 on page 6 for a description of programmable flags.

When the SMODE pin is tied LOW, the PAF flag signal transition is caused by the rising edge of the write clock and the PAE flag transition is caused by the rising edge of the read clock.

#### Note

<sup>1.</sup> The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.



#### Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The Retransmit (RT) input is active in the stand-alone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred and at least one word has been read since the last RS cycle. A HIGH pulse on RT resets the internal read

pointer to the first physical location of the FIFO. WCLK and RCLK may be free running but must be disabled during and  $t_{RTR}$  after the retransmit pulse. With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.

The full depth of the FIFO can be repeatedly retransmitted.

Table 2. Flag Truth Table

Number of Words in FIFO CY7C4265 – 16 K × 18	FF	PAF	HF	PAE	EF
0	Н	Н	Н	L	L
1 to n <sup>[2]</sup>	Н	Н	Н	L	Н
(n + 1) to 8192	Н	Н	Н	Н	Н
8193 to (16384 – (m + 1))	Н	Н	L	Н	Н
(16384 – m) <sup>[3]</sup> to 16383	Н	L	L	Н	Н
16384	L	L	L	Н	Н

<sup>2.</sup> n = Empty Offset (Default Values: CY7C4265 n = 127).

<sup>3.</sup> m = Full Offset (Default Values: CY7C4265 n = 127).



## Width Expansion Configuration

The CY7C4265 can be expanded in width to provide word widths greater than 18 in increments of 18. During width expansion mode all control line inputs are common and all flags are available. Empty (Full) flags should be created by ANDing the Empty (Full) flags of every FIFO; the PAE and PAF flags can be detected from any one device. This technique avoids reading data from, or writing data to the FIFO that is "staggered" by one clock cycle due to the variations in skew between RCLK and WCLK. Figure 2 demonstrates a 36-word width by using two CY7C4265s.




Figure 2. Block Diagram of 8K × 18/16K × 18 Synchronous FIFO Memory Used in a Width Expansion Configuration

## **Depth Expansion Configuration (with Programmable Flags)**

The CY7C4265 can easily be adapted to applications requiring more than 16384 words of buffering. Figure 3 on page 8 shows Depth Expansion using three CY7C42X5s. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have  $\overline{FL}$  in the HIGH state.
- 3. The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device.
- 4. The Read Expansion Out ( $\overline{\text{RXO}}$ ) pin of each device must be tied to the Read Expansion In ( $\overline{\text{RXI}}$ ) pin of the next device.
- 5. All Load (LD) pins are tied together.
- 6. The Half-Full Flag ( $\overline{\text{HF}}$ ) is not available in the Depth Expansion Configuration.
- 7. <u>EF, FF, PAE,</u> and <u>PAF</u> are created with composite flags by ORing together these respective flags for monitoring. The composite PAE and PAF flags are not precise.



WXO RXO 7C4265  $V_{CC}$ FL FF PAF EF PAE WXI RXI WXO RXO DATA OUT (Q) DATA IN(D) 7C4265  $V_{CC}$ FL FF PAF EF PAE WXI RXI WRITE CLOCK(WCLK) READ CLOCK(RCLK) WXO RXO WRITE ENABLE(WEN) READ ENABLE(REN) 7C4265 RESET(RS) OUTPUT ENABLE(OE) LOAD (LD) FF ➤ EF EF PAF PAFWXI RXIPAE FIRST LOAD (FL)

Figure 3. Block Diagram of 16K × 18 Synchronous FIFO Memory with Programmable Flags used in Depth Expansion Configuration



1.40

1.20


1.00

0.80

NORMALIZED I<sub>CC</sub>

## Typical AC and DC Characteristics

Figure 4. Typical AC and DC Characteristics





## **Maximum Ratings**

Exceeding maximum ratings<sup>[4]</sup> may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ......-55 °C to +125 °C Supply Voltage to Ground Potential .....-0.5 V to +7.0 V DC Voltage Applied to Outputs in High Z State ......-0.5 V to +7.0 V DC Input Voltage .....-0.5 V to V<sub>CC</sub>+0.5 V

Output Current into Outputs (LOW)20 mA	١
Static Discharge Voltage	
(per MIL-STD-883, Method 3015)>2001 V	/
Latch-up Current>200 mA	١

## **Operating Range**

Range	Ambient Temperature [5]	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial [6]	–40 °C to +85 °C	5 V ± 10%

## **Electrical Characteristics**

Over the Operating Range

Parameter [6]	Description	Tool	O a m diti a m a	7C42	65-10	7C42	65-15	I I m i 4
	Description	lest	Conditions	Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = M I <sub>OH</sub> = -2		2.4	_	2.4	_	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = M I <sub>OL</sub> = 8.0	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	_	0.4	V
V <sub>IH</sub> <sup>[7]</sup>	Input HIGH Voltage				V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub> <sup>[7]</sup>	Input LOW Voltage				0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = M	V <sub>CC</sub> = Max.		+10	-10	+10	μА
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	OE > V <sub>II</sub> V <sub>SS</sub> < V <sub>I</sub>	OE ≥ V <sub>IH</sub> , V <sub>SS</sub> < V <sub>O</sub> < V <sub>CC</sub>		+10	-10	+10	μА
I <sub>CC1</sub> <sup>[8]</sup>	Active Power Supply Current		Commercial	_	45	_	45	mA
			Industrial	_	50	_	50	mA
I <sub>CC2</sub> <sup>[9]</sup>	Average Standby Current		Commercial	_	10	_	10	mA
			Industrial	_	15	_	15	mA

- 4. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
- T<sub>A</sub> is the "Instant On" case temperature.
- 6. See the last page of this specification for Group A subgroup testing information.
- 7. The V<sub>IH</sub> and V<sub>IL</sub> specifications apply for all inputs except \( \overline{WXI}, \( \overline{RXI} \), \( \overline{RXI} \) in is not a TTL input. It is connected to either \( \overline{RXO}, \( \overline{WXO} \) of the previous device
- or V<sub>SS</sub>.

  8. Input signals switch from 0 V to 3 V with a rise/fall time of less than 3 ns, clocks and clock enables switch at 20 MHz, while data inputs switch at 10 MHz. Outputs are unloaded. I<sub>CC</sub>1(typical) = (25 mA + ((freq 20 MHz) × (1.0 mA/MHz))).

  9. All inputs = V<sub>CC</sub> 0.2 V, except RCLK and WCLK (which are switching at frequency = 20 MHz), and FL/RT which is at V<sub>SS</sub>. All outputs are unloaded.




## Capacitance

Parameter [10, 11]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C},  f = 1  \text{MHz},  V_{CC} = 5.0  \text{V}$	5	pF
C <sub>OUT</sub>	Output capacitance		7	pF

## **AC Test Loads and Waveforms**

Figure 5. AC Test Loads and Waveforms  $^{[12,\ 13]}$ 



 $<sup>\</sup>label{eq:Notes} \begin{tabular}{ll} \textbf{Notes} \\ 10. Tested initially and after any design changes that may affect these parameters. \\ 11. Tested initially and after any process changes that may affect these parameters. \\ 12. $C_L = 30 $\ pF$ for all AC parameters except for $t_{OHZ}$. \\ 13. $C_L = 5 $\ pF$ for $t_{OHZ}$. \\ \end{tabular}$ 



## **Switching Characteristics**

Over the Operating Range

Dawawatan	D tutto	7C42	65-10	7C4265-15		11!4
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>S</sub>	Clock Cycle Frequency	_	100	_	66.7	MHz
t <sub>A</sub>	Data Access Time	2	8	2	10	ns
t <sub>CLK</sub>	Clock Cycle Time	10	_	15	_	ns
t <sub>CLKH</sub>	Clock HIGH Time	4.5	_	6	_	ns
t <sub>CLKL</sub>	Clock LOW Time	4.5	_	6	_	ns
t <sub>DS</sub>	Data Setup Time	3	_	4	-	ns
t <sub>DH</sub>	Data Hold Time	0.5	_	1	_	ns
t <sub>ENS</sub>	Enable Setup Time	3	_	4	_	ns
t <sub>ENH</sub>	Enable Hold Time	0.5	_	1	_	ns
t <sub>RS</sub>	Reset Pulse Width <sup>[14]</sup>	10	_	15	_	ns
t <sub>RSR</sub>	Reset Recovery Time	8	_	10	_	ns
t <sub>RSF</sub>	Reset to Flag and Output Time	_	10	_	15	ns
t <sub>PRT</sub>	Retransmit Pulse Width	30	_	35	-	ns
t <sub>RTR</sub>	Retransmit Recovery Time	60	_	65	-	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[14]</sup>	0	_	0	-	ns
t <sub>OE</sub>	Output Enable to Output Valid	3	7	3	8	ns
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[15]</sup>	3	7	3	8	ns
t <sub>WFF</sub>	Write Clock to Full Flag	_	8	_	10	ns
t <sub>REF</sub>	Read Clock to Empty Flag	_	8	_	10	ns
t <sub>PAFasynch</sub>	Clock to Programmable Almost-Full Flag <sup>[15]</sup> (Asynchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>CC</sub> )	_	12	-	16	ns
t <sub>PAFsynch</sub>	Clock to Programmable Almost-Full Flag (Synchronous mode, $V_{CC}/\overline{SMODE}$ tied to $V_{SS}$ )	_	8	-	10	ns
t <sub>PAEasynch</sub>	Clock to Programmable Almost-Empty Flag <sup>[16]</sup> (Asynchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>CC</sub> )	_	12	_	16	ns
t <sub>PAEsynch</sub>	Clock to Programmable Almost-Full Flag (Synchronous mode, $V_{CC}/\overline{SMODE}$ tied to $V_{SS}$ )	_	8	-	10	ns
t <sub>HF</sub>	Clock to Half-Full Flag	_	12	_	16	ns
t <sub>XO</sub>	Clock to Expansion Out	_	6	_	10	ns
t <sub>XI</sub>	Expansion in Pulse Width	4.5	_	6.5	_	ns
t <sub>XIS</sub>	Expansion in Set-Up Time	4	_	5	_	ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Full Flag	5	_	6	-	ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Empty Flag	5	_	6	-	ns
t <sub>SKEW3</sub>	Skew Time between Read Clock and Write Clock for Programmable Almost Empty and Programmable Almost Full Flags (Synchronous Mode only)	10	_	15	_	ns

Notes

14. Pulse widths less than minimum values are not enabled.

15. Values guaranteed by design, not currently tested.

16. t<sub>PAFasynch</sub>, t<sub>PAEasynch</sub>, after program register write is not be valid until 5 ns + t<sub>PAF(E)</sub>.



## **Switching Waveforms**

Figure 6. Write Cycle Timing





Figure 7. Read Cycle Timing



<sup>17.</sup> t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF goes HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.

18. t<sub>SKEW2</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF goes HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW2</sub>, then EF may not change state until the next RCLK rising edge.







Figure 9. First Data Word Latency after Reset with Simultaneous Read and Write



- 19. The clocks (RCLK, WCLK) can be free-running during reset. 20. After reset, the outputs are LOW if  $\overline{OE} = 0$  and three-state if  $\overline{OE} = 1$ .
- 21. When  $t_{SKEW2} \ge minimum$  specification,  $t_{FRL}$  (maximum) =  $t_{CLK} + t_{SKEW2}$ . When  $t_{SKEW2} < minimum$  specification,  $t_{FRL}$  (maximum) = either  $2*t_{CLK} + t_{SKEW2}$  or  $t_{CLK} + t_{SKEW2}$ . The Latency Timing applies only at the Empty Boundary (EF = LOW).

  22. The first word is available the cycle after EF goes HIGH, always.



Figure 10. Empty Flag Timing WCLK  $t_{DS}$ D0 D1  $D_0\!-\!D_{17}$ t<sub>ENH</sub>  $t_{\text{ENH}}$ t<sub>ENS</sub> WEN t<sub>FRL</sub>[23] t<sub>FRL</sub>[23] RCLK  $t_{REF}$ **t**REF  $t_{\mathsf{REF}}$ t<sub>SKEW2</sub> EF REN ŌΕ

### Note

<sup>23.</sup> When t<sub>SKEW2</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub> + t<sub>SKEW2</sub>. When t<sub>SKEW2</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2\*t<sub>CLK</sub> + t<sub>SKEW2</sub> or t<sub>CLK</sub> + t<sub>SKEW2</sub>. The Latency Timing applies only at the Empty Boundary (EF = LOW).



Figure 11. Full Flag Timing





Figure 12. Half-Full Flag Timing



#### Note

<sup>24.</sup> t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF goes HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.



Figure 13. Programmable Almost Empty Flag Timing





Figure 14. Programmable Almost Empty Flag Timing (applies only in SMODE (SMODE is LOW))



<sup>25.</sup> PAE is offset = n. Number of data words into FIFO already = n.

<sup>26.</sup> PAE offset - n.

<sup>27.</sup> t<sub>SKEW3</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW3</sub>, then PAE may not change state until the next RCLK.

28. If a read is preformed on this rising edge of the read clock, there are Empty + (n-1) words in the FIFO when PAE goes LOW.



Figure 15. Programmable Almost Full Flag Timing





Figure 16. Programmable Almost Full Flag Timing (applies only in SMODE (SMODE is LOW))



- 29. PAF offset = m. Number of data words written into FIFO already = 16384 (m + 1) for the CY7C4265.
- 30. PAF is offset = m.
- 31. 16384 m words in CY7C4265.
- 32. 16384 (m + 1) CY7C4265.
- 33. If a write is performed on this rising edge of the write clock, there are Full (m 1) words of the FIFO when PAF goes LOW.
- 34. PAF offset = m.
- 35. t<sub>SKEW3</sub> is the minimum time between a rising RCLK and <u>a r</u>ising WCLK edge for <del>PAF</del> to change state during that clock cycle. If the time between the edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW3</sub>, then PAF may not change state until the next WCLK rising edge.



Figure 17. Write Programmable Registers




Figure 18. Read Programmable Registers





Figure 19. Write Expansion Out Timing



Note

36. Write to Last Physical Location.



Figure 20. Read Expansion Out Timing




Figure 21. Write Expansion In Timing




Figure 22. Read Expansion In Timing





Figure 23. Retransmit Timing  $^{[38,\ 39,\ 40]}$ 



- 37. Read from Last Physical Location.
- 38. Clocks are free-running in this case.
- 39. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags are valid at t<sub>RTR</sub>.

  40. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t<sub>RTR</sub> to update these flags.




## **Ordering Information**

## 16K × 18 Deep Sync FIFO

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C4265-10ASXC	51-85051	64-pin Small TQFP (Pb-free)	Commercial
	CY7C4265-10AXI	51-85046	64-pin TQFP (Pb-free)	Industrial
15	CY7C4265-15AXC	51-85046	64-pin TQFP (Pb-free)	Commercial


## **Ordering Code Definitions**





## **Package Diagrams**


Figure 24. 64-pin TQFP (10 × 10 × 1.4 mm) A64SB Package Outline, 51-85051





## **Package Diagrams (continued)**

Figure 25. 64-pin TQFP (14 × 14 × 1.4 mm) A64SA Package Outline, 51-85046



SYMBOL	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
D	15.75	16.00	16.25
D1	13.95	14.00	14.05
Е	15.75	16.00	16.25
E1	13.95	14.00	14.05
R1	0.08	_	0.20
R2	0.08	_	0.20
θ	0°	_	7°
θ1	0°	_	-
θ2	11°	12°	13°
С	_	_	0.20
b	0.30	0.35	0.40
L	0.45	0.60	0.75
L1	1.00 REF		
L2	0.25 BSC		С
L3	0.20		
е	0.80 TYP		

#### NOTE:

- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85046 \*H



## **Acronyms**

Acronym	Description		
BGA	Ball Grid Array		
FS	Frequency Select		
I/O	Input/Output		
LVPECL	Low Voltage Positive Emitter Coupled Logic		
LVTTL	Low Voltage Transistor-Transistor Logic		
PLL	Phase-Locked Loop		
TQFP	Thin Quad Flat Pack		
TTL	Transistor-Transistor Logic		
VCO	Voltage Controlled Oscillator		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
KHz	kilohertz
ΚΩ	kilohm
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Revision ECN Orig. of Submission Description of Change					
		Change	Date		
**	106465	SZV	07/11/2001	Changed Spec Number from 38-00468 to 38-06004.	
*A	122257	RBI	12/26/2002	Updated Maximum Ratings: Added Note 4 and referred the same note in "maximum ratings".	
*B	252889	YDT	08/12/2004	Removed 64-pin PLCC package related information in all instances across the document. Updated Ordering Information: Updated part numbers.	
*C	385985	ESH	08/04/2005	Added Pb-Free logo to top of first page. Updated Ordering Information: Updated part numbers.	
*D	2623658	VKN / PYRS	12/17/2008	Removed Pb-Free logo to top of first page. Added CY7C4265A part related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template.	
*E	2714768	VKN / AESA	06/04/2009	Updated Logic Block Diagram. Updated Pin Configurations: Updated Figure 1.	
*F	2896039	RAME	03/19/2010	Updated Document Title to read as "CY7C4265, 16 K × 18 Deep Sync FIFOs Updated Ordering Information: Updated part numbers. Updated Package Diagrams: spec 51-85051 – Changed revision from *A to *B. spec 51-85046 – Changed revision from *B to *D.	
*G	3094385	ADMU	11/24/2010	Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Completing Sunset Review.	
*H	3452178	ADMU	12/01/2011	Removed CY7C4255 part related information in all instances across the document. Removed -25 and -35 speed bins related information in all instances across the document. Updated Package Diagrams: spec 51-85051 – Changed revision from *B to *C. spec 51-85046 – Changed revision from *D to *E. Completing Sunset Review.	
*	4197278	ADMU	11/20/2013	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.	
*J	4575241	ADMU	11/19/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85046 – Changed revision from *E to *F. Completing Sunset Review.	
*K	6072279	VINI	02/15/2018	Updated Package Diagrams: spec 51-85051 – Changed revision from *C to *D. spec 51-85046 – Changed revision from *F to *H. Updated to new template.	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is probibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-06004 Rev. \*K Revised February 15, 2018 Page 26 of 26