

# PSoC™ 4000S MCU

### Based on Arm® Cortex®-M0+ CPU

# **General description**

PSoC<sup>™</sup> 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC<sup>™</sup> 4000S product family is a member of the PSoC<sup>™</sup> 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CAPSENSE<sup>™</sup>) with best-in-class performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and programmable connectivity. PSoC<sup>™</sup> 4000S products are upward compatible with members of the PSoC<sup>™</sup> 4 platform for new applications and design needs.

### **Features**

- 32-bit MCU subsystem
  - 48-MHz Arm® Cortex®-M0+ CPU with single-cycle multiply
  - Up to 32 KB of flash with read accelerator
  - Up to 4 KB of SRAM
- · Programmable analog
  - Single-slope 10-bit ADC function provided by Capacitance sensing block
  - Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
  - Two low-power comparators that operate in Deep Sleep low-power mode
- · Programmable digital
  - Programmable logic blocks allowing boolean operations to be performed on port inputs and outputs
- Low-power 1.71-V to 5.5-V operation
  - Deep Sleep mode with operational analog and 2.5 µA digital system current
- Capacitive sensing
  - Capacitive sigma-delta provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
  - Infineon-supplied software component makes capacitive sensing design easy
  - Automatic hardware tuning (SmartSense)
- LCD drive capability
  - LCD segment drive capability on GPIOs
- Serial communication
  - Two independent run-time reconfigurable serial communication blocks (SCBs) with re-configurable I<sup>2</sup>C, SPI, or UART functionality
- Timing and pulse-width modulation
  - Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
  - Center-aligned, edge, and pseudo-random modes
  - Comparator-based triggering of kill signals for motor drive and other high-reliability digital logic applications
- Up to 36 programmable GPIO pins
  - 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, 32-pin TQFP, and 25-ball WLCSP packages
  - Any GPIO pin can be CAPSENSE™, analog, or digital
  - Drive modes, strengths, and slew rates are programmable

### Based on Arm® Cortex®-M0+ CPU



#### **Features**

- Clock sources
  - 32 kHz watch crystal oscillator (WCO)
  - ±2% internal main oscillator (IMO)
  - 32 kHz internal low-power oscillator (ILO)
- ModusToolbox<sup>™</sup> software
  - Comprehensive collection of multi-platform tools and software libraries
  - Includes board support packages (BSPs), peripheral driver library (PDL), and middleware such as CAPSENSE™
- PSoC<sup>™</sup> Creator design environment
  - Integrated development environment (IDE) provides schematic design entry and build, with analog and digital automatic routing
  - Application programming interface (API) components for all fixed-function and programmable peripherals
- Industry-standard tool compatibility
  - After schematic entry, development can be done with Arm®-based industry-standard development tools

# Based on Arm® Cortex®-M0+ CPU



Table of contents

# Table of contents

General description	
Features	
Table of contents	3
1 Development ecosystem	4
1.1 PSoC <sup>™</sup> 4 MCU resources	
1.2 ModusToolbox™ software	5
1.3 PSoC™ Creator	6
Block diagram	7
2 Functional description	g
3 Functional definition	10
3.1 CPU and memory subsystem	10
3.2 System resources	10
3.3 Analog blocks	
3.4 Programmable digital blocks	12
3.5 Fixed function digital	13
3.6 GPIO	
3.7 Special function peripherals	14
4 Pinouts	15
4.1 Alternate pin functions	17
5 Power	
5.1 Mode 1: 1.8 V to 5.5 V external supply	19
5.2 Mode 2: 1.8 V ± 5% external supply	20
6 Electrical specifications	
6.1 Absolute maximum ratings	
6.2 Device level specifications	
6.3 Analog peripherals	
6.4 Digital peripherals	
6.5 Memory	
6.6 System resources	
7 Ordering information	
8 Packaging	
8.1 Package diagrams	
9 Acronyms	
10 Document conventions	
10.1 Units of measure	
Revision history	54

Development ecosystem



# 1 Development ecosystem

### 1.1 PSoC<sup>™</sup> 4 MCU resources

Infineon provides a wealth of data at **www.infineon.com** to help you select the right PSoC<sup>™</sup> device and quickly and effectively integrate it into your design. The following is an abbreviated, hyperlinked list of resources for PSoC<sup>™</sup> 4 MCU:

• Overview: PSoC™ Portfolio

Product selectors: PSoC™ 4 MCU

- Application notes cover a broad range of topics, from basic to advanced level, and include the following:
  - AN79953: Getting started With PSoC<sup>™</sup> 4 MCU. This application note has a convenient flow chart to help decide which IDE to use: ModusToolbox<sup>™</sup> software or PSoC<sup>™</sup> Creator.
  - AN91184: PSoC™ 4 Bluetooth® Low Energy Designing Bluetooth® LE applications
  - AN88619: PSoC<sup>™</sup> 4 Hardware design considerations
  - AN73854: PSoC™ Introduction to bootloaders
  - AN89610: PSoC™ Arm® Cortex® code optimization
  - AN86233: PSoC<sup>™</sup> 4 MCU low-power modes and power reduction techniques
  - AN57821: PSoC<sup>™</sup> 3, PSOC<sup>™</sup> 4, and PSOC<sup>™</sup> 5LP mixed-signal circuit board layout considerations
  - AN85951: PSoC<sup>™</sup> 4 and PSoC<sup>™</sup> 6 MCU CAPSENSE<sup>™</sup> design guide
- Code examples demonstrate product features and usage, and are also available on Infineon GitHub repositories.
- Reference manuals provide detailed descriptions of PSoC™ 4 MCU architecture and registers.
- PSoC<sup>™</sup> 4 MCU programming specification provides the information necessary to program PSoC<sup>™</sup> 4 MCU non-volatile memory.

#### Development tools

- ModusToolbox™ software enables cross platform code development with a robust suite of tools and software libraries.
- **PSoC™** Creator is a free Windows-based IDE. It enables concurrent hardware and firmware design of PSoC™ 3, PSoC™ 4, PSoC™ 5LP, and PSoC™ 6 MCU based systems. Applications are created using schematic capture and over 150 pre-verified, production-ready peripheral components.
- **CY8CKIT-145-40XX** PSoC<sup>™</sup> 4000S CAPSENSE<sup>™</sup> prototyping kit, is a low-cost and easy-to-use evaluation platform. This kit provides easy access to all the device I/Os in a breadboard-compatible format.
- MiniProg4 and MiniProg3 all-in-one development programmers and debuggers.
- **PSoC™ 4 MCU CAD libraries** provide footprint and schematic support for common tools. **IBIS models** are also available.
- Training Videos are available on a wide range of topics including the PSoC™ 101 series.
- Infineon developer community enables connection with fellow PSoC<sup>™</sup> developers around the world, 24 hours a day, 7 days a week, and hosts a dedicated PSoC<sup>™</sup> 4 MCU community.

**(infineon** 

Development ecosystem

### 1.2 ModusToolbox™ software

ModusToolbox™ software is Infineon' comprehensive collection of multi-platform tools and software libraries that enable an immersive development experience for creating converged MCU and wireless systems. It is:

- Comprehensive it has the resources you need
- Flexible you can use the resources in your own workflow
- Atomic you can get just the resources you want
   Infineon provides a large collection of code repositories on GitHub, including:
- Board support packages (BSPs) aligned with Infineon kits
- Low-level resources, including a peripheral driver library (PDL)
- Middleware enabling industry-leading features such as CAPSENSE™
- An extensive set of thoroughly tested code example applications

ModusToolbox<sup>™</sup> software is IDE-neutral and easily adaptable to your workflow and preferred development environment. It includes a project creator, peripheral and library configurators, a library manager, as well as the optional Eclipse IDE for ModusToolbox<sup>™</sup>, as **Figure 1** shows. For information on using Infineon tools, refer to the documentation delivered with ModusToolbox<sup>™</sup> software, and **AN79953: Getting Started with PSoC<sup>™</sup> 4**.



Figure 1 ModusToolbox™ software tools

**Development ecosystem** 



### **1.3** PSoC<sup>™</sup> Creator

**PSoC™ Creator** is a free Windows-based IDE. It enables you to design hardware and firmware systems concurrently, based on PSoC™ 4 MCU. As **Figure 2** shows, with PSoC™ Creator you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Co-design your application firmware with the PSoC™ hardware, using the PSoC™ Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets
- 6. Prototype your solution with the PSoC<sup>™</sup> 4 Pioneer kits. If a design change is needed, PSoC<sup>™</sup> Creator and components enable you to make changes on-the-fly without the need for hardware revisions.





Figure 2 Multiple-sensor example project in PSoC™ Creator

infineon

Block diagram

# **Block diagram**



PSoC<sup>™</sup> 4000S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm® serial-wire debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC™ Creator IDE provides fully integrated programming and debug support for the PSoC™ 4000S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC™ 4000S provides a level of security not possible with multi-chip application solutions or with microcontrollers.

It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks



Block diagram

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC™ 4000S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC™ 4000S allows the customer to make.

Functional description



#### **Functional description** 2

PSoC<sup>™</sup> 4000S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm® serial-wire debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC™ Creator IDE provides fully integrated programming and debug support for the PSoC™ 4000S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC™ 4000S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC™ 4000S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC<sup>™</sup> 4000S allows the customer to make.

**Functional definition** 



# 3 Functional definition

# 3.1 CPU and memory subsystem

#### 3.1.1 CPU

The Cortex®-M0+ CPU in the PSoC™ 4000S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a wakeup interrupt controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC<sup>™</sup> 4000S has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### 3.1.2 Flash

The PSoC<sup>™</sup> 4000S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

#### 3.1.3 SRAM

Four KB of SRAM are provided with zero wait-state access at 48 MHz.

#### 3.1.4 SROM

A supervisory ROM that contains boot and configuration routines is provided.

# 3.2 System resources

### 3.2.1 Power system

The power system is described in detail in the section "Power" on page 19. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC™ 4000S operates with a single external supply over the range of either 1.8 V ±5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC™ 4000S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes  $35 \, \mu s$ .

**Functional definition** 



# 3.2.2 Clock system

The PSoC™ 4000S clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC<sup>™</sup> 4000S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz watch crystal oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC<sup>™</sup> 4000S, two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values, and is fully supported in PSoC<sup>™</sup> Creator.




Figure 3 PSoC™ 4000S MCU clocking architecture

#### 3.2.3 IMO clock source

The IMO is the primary source of internal clocking in the PSoC<sup>™</sup> 4000S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Infineon-provided calibration settings is ±2%.

### 3.2.4 ILO clock source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Infineon provides a software component, which does the calibration.

### 3.2.5 Watch crystal oscillator (WCO)

The PSoC™ 4000S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications. The WCO block allows locking the IMO to the 32-kHz oscillator. The WCO on PSoC™ 4000S series devices does not connect to the LFCLK or WDT. Due to this, RTC functionality is not supported.

**Functional definition** 



### 3.2.6 Watchdog timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause Register, which is firmware readable.

#### 3.2.7 Reset

The PSoC™ 4000S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

# 3.2.8 Voltage reference

The PSoC™ 4000S reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a ±5% reference.

# 3.3 Analog blocks

# 3.3.1 Low-power comparators (LPC)

The PSoC™ 4000S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

#### 3.3.2 Current DACs

The PSoC™ 4000S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

# 3.3.3 Analog multiplexed buses

The PSoC™ 4000S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

# 3.4 Programmable digital blocks

The programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

**Functional definition** 



# 3.5 Fixed function digital

# 3.5.1 Timer/Counter/PWM (TCPWM) block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC™ 4000S.

# 3.5.2 Serial communication block (SCB)

The PSoC™ 4000S has two serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC™ 4000S and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast-mode devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

The PSoC<sup>™</sup> 4000S is not completely compliant with the I<sup>2</sup>C spec in the following respect:

• GPIO cells are not over-voltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.

**UART Mode**: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

**SPI Mode**: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

**Functional definition** 



#### 3.6 **GPIO**

The PSoC<sup>™</sup> 4000S has up to 36 GPIOs. The GPIO block implements the following:

- · Eight drive modes:
  - Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC™ 4000S).

# 3.7 Special function peripherals

#### 3.7.1 CAPSENSE™

CAPSENSE™ is supported in the PSoC™ 4000S through a CAPSENSE™ Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CAPSENSE™ function can thus be provided on any available pin or group of pins in a system under software control. A PSoC™ Creator component is provided for the CAPSENSE™ block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CAPSENSE™ block has two IDACs, which can be used for general purposes if CAPSENSE™ is not being used (both IDACs are available in that case) or if CAPSENSE™ is used without water tolerance (one IDAC is available). The CAPSENSE™ block also provides a 10-bit slope ADC function, which can be used in conjunction with the CAPSENSE™ function.

The CAPSENSE™ block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and Ground to null out power-supply related noise.

# 3.7.2 LCD segment drive

The PSoC™ 4000S has an LCD controller, which can drive up to 8 commons and up to 28 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM. Digital correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays.

Based on Arm® Cortex®-M0+ C



**Pinouts** 

# 4 Pinouts

The following table provides the pin list for PSoC<sup>™</sup> 4000S for the 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, 32-pin TQFP, and 25-ball CSP packages. All port pins support GPIO. Pin 11 is a No-Connect in the 48-TQFP.

Table 1 PSoC<sup>™</sup> 4000S pin list

48-pi	in TQFP	32-pi	in QFN	24-pi	in QFN	25-b	all CSP	40-pi	n QFN	32-pin TQFP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	17	P0.0	13	P0.0	D1	P0.0	22	P0.0	17	P0.0
29	P0.1	18	P0.1	14	P0.1	C3	P0.1	23	P0.1	18	P0.1
30	P0.2	19	P0.2	_	_	_	_	24	P0.2	19	P0.2
31	P0.3	20	P0.3	_	_	_	_	25	P0.3	20	P0.3
32	P0.4	21	P0.4	15	P0.4	C2	P0.4	26	P0.4	21	P0.4
33	P0.5	22	P0.5	16	P0.5	C1	P0.5	27	P0.5	22	P0.5
34	P0.6	23	P0.6	17	P0.6	B1	P0.6	28	P0.6	23	P0.6
35	P0.7	-	_	_	_	B2	P0.7	29	P0.7	_	_
36	XRES	24	XRES	18	XRES	В3	XRES	30	XRES	24	XRES
37	VCCD	25	VCCD	19	VCCD	A1	VCCD	31	VCCD	25	VCCD
38	VSSD	26	VSSD	20	VSSD	A2	VSS	_	-	26	VSSD
39	VDDD	27	VDD	21	VDD	A3	VDD	32	VDDD	27	VDD
40	VDDA	27	VDD	21	VDD	A3	VDD	33	VDDA	27	VDD
41	VSSA	28	VSSA	22	VSSA	A2	VSS	34	VSSA	28	VSSA
42	P1.0	29	P1.0	_	_	_	_	35	P1.0	29	P1.0
43	P1.1	30	P1.1	_	_	_	_	36	P1.1	30	P1.1
44	P1.2	31	P1.2	23	P1.2	A4	P1.2	37	P1.2	31	P1.2
45	P1.3	32	P1.3	24	P1.3	B4	P1.3	38	P1.3	32	P1.3
46	P1.4	-	_	_	_	-	-	39	P1.4	-	_
47	P1.5	-	_	_	_	-	-	-	_	-	_
48	P1.6	-	_	_	_	-	-	-	_	-	_
1	P1.7	1	P1.7	1	P1.7	A5	P1.7	40	P1.7	1	P1.7
2	P2.0	2	P2.0	2	P2.0	B5	P2.0	1	P2.0	2	P2.0
3	P2.1	3	P2.1	3	P2.1	C5	P2.1	2	P2.1	3	P2.1
4	P2.2	4	P2.2	-	-	-	-	3	P2.2	4	P2.2
5	P2.3	5	P2.3	-	-	-	-	4	P2.3	5	P2.3
6	P2.4	-	_	-	_	-	-	5	P2.4	-	_
7	P2.5	6	P2.5	-	-	-	_	6	P2.5	6	P2.5
8	P2.6	7	P2.6	4	P2.6	D5	P2.6	7	P2.6	7	P2.6
9	P2.7	8	P2.7	5	P2.7	C4	P2.7	8	P2.7	8	P2.7
10	VSSD	-	_	-	_	A2	VSS	9	VSSD	-	_
12	P3.0	9	P3.0	6	P3.0	E5	P3.0	10	P3.0	9	P3.0
13	P3.1	10	P3.1	_	_	D4	P3.1	11	P3.1	10	P3.1

### Based on Arm® Cortex®-M0+ CPU



**Pinouts** 

Table 1 PSoC<sup>™</sup> 4000S pin list (continued)

48-pin TQFP		32-pin QFN		24-pi	24-pin QFN		III CSP	40-pi	n QFN	32-pin TQFP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
14	P3.2	11	P3.2	7	P3.2	E4	P3.2	12	P3.2	11	P3.2
16	P3.3	12	P3.3	8	P3.3	D3	P3.3	13	P3.3	12	P3.3
17	P3.4	_	_	-	_	-	_	14	P3.4	-	_
18	P3.5	-	_	-	_	-	_	15	P3.5	-	_
19	P3.6	_	_	-	_	-	_	16	P3.6	-	_
20	P3.7	-	_	-	_	-	_	17	P3.7	-	_
21	VDDD	_	_	-	_	-	_	-	-	-	_
22	P4.0	13	P4.0	9	P4.0	E3	P4.0	18	P4.0	13	P4.0
23	P4.1	14	P4.1	10	P4.1	D2	P4.1	19	P4.1	14	P4.1
24	P4.2	15	P4.2	11	P4.2	E2	P4.2	20	P4.2	15	P4.2
25	P4.3	16	P4.3	12	P4.3	E1	P4.3	21	P4.3	16	P4.3

Note: Pins 11, 15, 26, and 27 are No connects (NC) on the 48-pin TQFP.

### Descriptions of the pin functions are as follows:

**VDDD**: Power supply for the digital section. **VDDA**: Power supply for the analog section.

**VSSD**, **VSSA**: Ground pins for the digital and analog sections respectively.

**VCCD**: Regulated digital supply (1.8 V  $\pm$  5%) **VDD**: Power supply to all sections of the chip

VSS: Ground for all sections of the chip

Pinouts

# 4.1 Alternate pin functions

Each port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CAPSENSE™ pin. The pin assignments are shown in the following table.

Table 2 Pin assignments

Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]	_	_	-	tcpwm.tr_in[0]	_	scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]	_	_	-	tcpwm.tr_in[1]	_	scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]	_	_	-	_	_	scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]	_	-	-	_	_	_
P0.4	wco.wco_in	_	-	scb[1].uart_rx:0	_	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out	_	_	scb[1].uart_tx:0	_	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6	_	_	srss.ext_clk	scb[1].uart_cts:0	_	_	scb[1].spi_clk:1
P0.7	_	_	_	scb[1].uart_rts:0	_	_	scb[1].spi_select0:1
P1.0	_	_	tcpwm.line[2]:1	scb[0].uart_rx:1	-	scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	-	_	tcpwm.line_compl[2]:1	scb[0].uart_tx:1	-	scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	_	_	tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	_	scb[0].spi_clk:1
P1.3	_	_	tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	_	scb[0].spi_select0:1
P1.4	-	_	_	-	-	-	scb[0].spi_select1:1
P1.5	-	_	-	-	-	-	scb[0].spi_select2:1
P1.6	-	-	-	-	-	-	scb[0].spi_select3:1
P1.7	_	-	-	-	-	-	-
P2.0	_	prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	_	prgio[0].io[1]	tcpwm.line_compl[4]:0	_	tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	_	prgio[0].io[2]	_	_	_	_	scb[1].spi_clk:2



Table 2

Pin assignments (continued)

Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.3	-	prgio[0].io[3]	-	-	-	_	scb[1].spi_select0:2
P2.4	_	prgio[0].io[4]	tcpwm.line[0]:1	-	-	_	scb[1].spi_select1:1
P2.5	_	prgio[0].io[5]	tcpwm.line_compl[0]:1	-	-	_	scb[1].spi_select2:1
P2.6	_	prgio[0].io[6]	tcpwm.line[1]:1	-	-	_	scb[1].spi_select3:1
P2.7	-	prgio[0].io[7]	tcpwm.line_compl[1]:1	-	-	lpcomp.comp[0]:1	-
P3.0	_	prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1	-	scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1	_	prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1	-	scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2	-	prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1	-	cpuss.swd_data	scb[1].spi_clk:0
P3.3	_	prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1	-	cpuss.swd_clk	scb[1].spi_select0:0
P3.4	_	prgio[1].io[4]	tcpwm.line[2]:0	-	tcpwm.tr_in[6]	_	scb[1].spi_select1:0
P3.5	_	prgio[1].io[5]	tcpwm.line_compl[2]:0	-	tcpwm.tr_in[7]	_	scb[1].spi_select2:0
P3.6	-	prgio[1].io[6]	tcpwm.line[3]:0	-	tcpwm.tr_in[8]	-	scb[1].spi_select3:0
P3.7	_	prgio[1].io[7]	tcpwm.line_compl[3]:0	-	tcpwm.tr_in[9]	lpcomp.comp[1]:1	_
P4.0	csd.vref_ext	_	-	scb[0].uart_rx:0	tcpwm.tr_in[10]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads	_	-	scb[0].uart_tx:0	tcpwm.tr_in[11]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad	_	-	scb[0].uart_cts:0	_	lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank	_	-	scb[0].uart_rts:0	_	lpcomp.comp[1]:0	scb[0].spi_select0:0

Power



# 5 Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC<sup>™</sup> 4000S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V<sub>DD</sub> input.




Figure 4 Power supply connections

There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is  $1.8 \text{ V} \pm 5\%$  (externally regulated; 1.71 V to 1.89 V, internal regulator bypassed).

# 5.1 Mode 1: 1.8 V to 5.5 V external supply

In this mode, the PSoC<sup>TM</sup> 4000S is powered by an external power supply that can be anywhere in the range of 1.8 V to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC<sup>TM</sup> 4000S supplies the internal logic and its output is connected to the  $V_{CCD}$  pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better) and must not be connected to anything else.

Power



# 5.2 Mode 2: 1.8 V ± 5% external supply

In this mode, the PSoC<sup>™</sup> 4000S is powered by an external power supply that must be within the range of 1.71 V to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.




Figure 5 External supply range from 1.8 V to 5.5 V with internal regulator active

infineon

**Electrical specifications** 

# **6** Electrical specifications

# 6.1 Absolute maximum ratings

Table 3 Absolute maximum ratings<sup>[1]</sup>

							•
Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	-	6		_
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	-	1.95	V	-
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	V <sub>DD</sub> + 0.5		_
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25		_
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	_	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	_	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	-
BID46	LU	Pin current for latch-up	-140	-	140	mA	_

#### Note

1. Usage above the absolute maximum conditions listed in **Table 3** may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150°C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

# Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 



# 6.2 Device level specifications

All specifications are valid for  $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 105^{\circ}\text{C}$  and  $\text{T}_{\text{J}} \le 125^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 4 DC specifications

Typical values measured at  $V_{DD} = 3.3 \text{ V}$  and 25°C.

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage $(V_{CCD} = V_{DD} = V_{DDA})$	1.71	_	1.89	V	Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	_	1.8	_		-
SID55	C <sub>EFC</sub>	External regulator voltage bypass	_	0.1	_		X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better
Active m	ode, V <sub>DD</sub> = 1.8	V to 5.5 V. Typical values me	easured a	t VDD =	= 3.3 V and	d 25°C.	
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	1.2	2.0		-
SID16	I <sub>DD8</sub>	Execute from flash; CPU at 24 MHz	_	2.4	4.0	mA	-
SID19	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	4.6	5.9		-
Sleep mo	ode, VDDD = 1	.8 V to 5.5 V (Regulator on)	•		•	•	
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup WDT, and comparators on	_	1.1	1.6	- mA	6 MHz
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on	_	1.4	1.9	IIIA	12 MHz
Sleep mo	ode, V <sub>DDD</sub> = 1.	71 V to 1.89 V (Regulator byp	assed)		1	•	
SID28	I <sub>DD23</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	_	0.7	0.9	mA	6 MHz
SID28A	I <sub>DD23A</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	_	0.9	1.1	mA	12 MHz
Deep Sle	ep mode, V <sub>DD</sub>	= 1.8 V to 3.6 V (Regulator o	n)		1	•	
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	60	μΑ	-
Deep Sle	ep mode, V <sub>DD</sub>	= 3.6 V to 5.5 V (Regulator o	n)				
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	60	μΑ	-
Deep Sle	ep mode, V <sub>DD</sub>	= V <sub>CCD</sub> = 1.71 V to 1.89 V (Re	gulator by	passe	d)		
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	60	μΑ	-
XRES cur	rent						
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	_	2	5	mA	_

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 


# Table 5 AC specifications

SpecID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71  \text{V} \le \text{V}_{\text{DD}} \le 5.5  \text{V}$
SID49 <sup>[2]</sup>	T <sub>SLEEP</sub>	Wakeup from Sleep mode	-	0	_		-
SID50 <sup>[2]</sup>	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	35	_	μs	_

### Note

2. Guaranteed by characterization.

# Based on Arm® Cortex®-M0+ CPU





#### **GPIO** 6.2.1

#### Table 6 **GPIO DC specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID57	V <sub>IH</sub> <sup>[3]</sup>	Input voltage high threshold	$0.7 \times V_{DDD}$	_	_		CMOS input
SID58	V <sub>IL</sub>	Input voltage low threshold	_	_	$0.3 \times V_{DDD}$		CMOS input
SID241	V <sub>IH</sub> <sup>[3]</sup>	LVTTL input, V <sub>DDD</sub> < 2.7 V	$0.7 \times V_{DDD}$	_	_		-
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	_	_	$0.3 \times V_{DDD}$		-
SID243	V <sub>IH</sub> <sup>[3]</sup>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	2.0	_	_		_
SID244	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	_	_	0.8	V	-
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> - 0.6	_	_		I <sub>OH</sub> = 4 mA at 3 V V <sub>DDD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> - 0.5	_	_		I <sub>OH</sub> = 1 mA at 3 V V <sub>DDD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	_	_	0.6		I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DDD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	_	_	0.6		I <sub>OL</sub> = 10 mA at 3 V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	_	-	0.4		I <sub>OL</sub> = 3 mA at 3 V V <sub>DDD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	K12	_
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	_	-	2	nA	25°C, V <sub>DDD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	_	-	7	pF	_
SID67 <sup>[4]</sup>	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40	_		$V_{DDD} \ge 2.7 \text{ V}$
SID68 <sup>[4]</sup>	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	$0.05 \times V_{DDD}$	_	_	mV	V <sub>DD</sub> < 4.5 V
SID68A <sup>[4]</sup>	V <sub>HYSCMOS5V5</sub>	Input hysteresis CMOS	200	_	-		V <sub>DD</sub> > 4.5 V
SID69 <sup>[4]</sup>	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	_	_	100	μΑ	-
SID69A <sup>[4]</sup>	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	_	-	200	mA	_

- 3. V<sub>IH</sub> must not exceed V<sub>DDD</sub> + 0.2 V.4. Guaranteed by characterization.

Electrical specifications



# Table 7 GPIO AC Specifications

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	-	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	_	12	115	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	_	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	_	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ ; fast strong mode	_	-	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V≤ V <sub>DDD</sub> ≤ 3.3 V; fast strong mode	_	-	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ ; slow strong mode	-	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDD</sub> ≤ 3.3 V; slow strong mode	_	-	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	_	-	48		90/10% V <sub>IO</sub>

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 6.2.2 XRES

# Table 8 XRES DC specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	$0.7 \times V_{DDD}$	_	_	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$	v	Смоз прис
SID79	R <sub>PULLUP</sub>	Pull-up resistor	-	60	_	kΩ	-
SID80	C <sub>IN</sub>	Input capacitance	-	_	7	pF	-
SID81 <sup>[5]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	_	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5 V
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	_	_	100	μΑ	-

# Table 9 XRES AC specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID83 <sup>[5]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	1	_	_	μs	-
BID194 <sup>[</sup> 5]	T <sub>RESETWAKE</sub>	Wake-up time from reset release	_	_	2.7	ms	_

5. Guaranteed by characterization.

**(infineon** 

**Electrical specifications** 

# 6.3 Analog peripherals

# **6.3.1** Comparator

Table 10Comparator DC specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions
SID84	V <sub>OFFSET1</sub>	Input offset voltage, factory trim	_	_	±10		-
SID85	V <sub>OFFSET2</sub>	Input offset voltage, custom trim	_	_	±4	mV	-
SID86	V <sub>HYST</sub>	Hysteresis when enabled	-	10	35		-
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	_	V <sub>DDD</sub> - 0.1		Modes 1 and 2
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	_	V <sub>DDD</sub>	V	-
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	_	V <sub>DDD</sub> - 1.15		V <sub>DDD</sub> ≥ 2.2 V at -40°C
SID88	C <sub>MRR</sub>	Common mode rejection ratio	50	_	-	dB	V <sub>DDD</sub> ≥ 2.7V
SID88A	C <sub>MRR</sub>	Common mode rejection ratio	42	_	-	uБ	V <sub>DDD</sub> ≤ 2.7V
SID89	I <sub>CMP1</sub>	Block current, normal mode	_	-	400		-
SID248	I <sub>CMP2</sub>	Block current, low power mode	_	_	100	μΑ	-
SID259	I <sub>CMP3</sub>	Block current in ultra low-power mode	_	6	28		V <sub>DDD</sub> ≥ 2.2 V at -40°C
SID90	Z <sub>CMP</sub>	DC Input impedance of comparator	35	_	-	МΩ	-

# **Table 11** Comparator AC specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID91	TRESP1	Response time, Normal mode, 50 mV overdrive	_	38	110	nc	-
SID258	TRESP2	Response time, Low-power mode, 50 mV overdrive	_	70	200	ns	_
SID92	TRESP3	Response time, Ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	V <sub>DDD</sub> ≥ 2.2 V at -40°C

**Electrical specifications** 



# 6.3.2 CSD and IDAC

Table 12 CSD and IDAC specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	_	-	±50	mV	V <sub>DD</sub> > 2 V (with ripple), 25°C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	_	_	±25	mV	V <sub>DD</sub> > 1.75 V (with ripple), 25°C T <sub>A</sub> , Parasitic Capacitance (C <sub>P</sub> ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current	_	_	4000	μА	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator.
SID.CSD#15	V <sub>REF</sub>	Voltage reference for CSD and comparator	0.6	1.2	V <sub>DDA</sub> – 0.6	V	V <sub>DDA</sub> – 0.6 or 4.4 V, whichever is lower
SID.CSD#15A	V <sub>REF_EXT</sub>	External Voltage reference for CSD and comparator	0.6	-	V <sub>DDA</sub> – 0.6	V	V <sub>DDA</sub> – 0.6 or 4.4 V, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	_	-	1750	μΑ	-
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	_	-	1750	μΑ	-
SID308	VCSD	Voltage range of operation	1.71	_	5.5	V	1.8 V ± 5% or 1.8 V to 5.5 V
SID308A	V <sub>COMPIDAC</sub>	Voltage compliance range of IDAC	0.6	-	V <sub>DDA</sub> – 0.6	V	V <sub>DDA</sub> – 0.6 or 4.4 V, whichever is lower
SID309	IDAC1DNL	DNL	-1	-	1	LSB	-
SID310	IDAC1INL	INL	-2	-	2	LSB	INL is ±5.5 LSB for V <sub>DDA</sub> < 2 V
SID311	IDAC2DNL	DNL	-1	-	1	LSB	-
SID312	IDAC2INL	INL	-2	-	2	LSB	INL is ±5.5 LSB for V <sub>DDA</sub> < 2 V
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	-	Ratio	Capacitance range of 5 pF to 35 pF, 0.1 pF sensitivity. All use cases. V <sub>DDA</sub> > 2 V.
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	-	5.4	μА	LSB = 37.5 nA typ.
SID314A	IDAC1CRT2	Output current of IDAC1 (7 bits) in medium range	34	-	41	μА	LSB = 300 nA typ.

infineon

**Electrical specifications** 

 Table 12
 CSD and IDAC specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID314B	IDAC1CRT3	Output current of IDAC1 (7 bits) in high range	275	_	330	μΑ	LSB = 2.4 μA typ
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	_	10.5	μΑ	LSB = 75 nA typ
SID314D	IDAC1CRT22	Output current of IDAC1 (7 bits) in medium range, 2X mode	69	_	82	μΑ	LSB = 600 nA typ
SID314E	IDAC1CRT32	Output current of IDAC1 (7 bits) in high range, 2X mode	540	_	660	μА	LSB = 4.8 μA typ
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	_	5.4	μΑ	LSB = 37.5 nA typ
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	_	41	μΑ	LSB = 300 nA typ
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	_	330	μΑ	LSB = 2.4 μA typ
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	_	10.5	μΑ	LSB = 75 nA typ
SID315D	IDAC2CRT22	Output current of IDAC2 (7 bits) in medium range, 2X mode	69	_	82	μΑ	LSB = 600 nA typ
SID315E	IDAC2CRT32	Output current of IDAC2 (7 bits) in high range, 2X mode	540	_	660	μА	LSB = 4.8 μA typ
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	-	10.5	μΑ	LSB = 37.5 nA typ
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	_	82	μΑ	LSB = 300 nA typ
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	_	660	μΑ	LSB = 2.4 μA typ
SID320	IDACOFFSET	All zeroes input	_	_	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	_	_	±10	%	-

infineon

**Electrical specifications** 

 Table 12
 CSD and IDAC specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	_	_	9.2	LSB	LSB = 37.5 nA typ
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	_	_	5.6	LSB	LSB = 300 nA typ
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	_	_	6.8	LSB	LSB = 2.4 μA typ
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	_	_	10	μς	Full-scale transition. No external load
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	_	10	μς	Full-scale transition. No external load
SID325	CMOD	External modulator capacitor	_	2.2	_	nF	5-V rating, X7R or NP0 cap

**Electrical specifications** 



# 6.3.3 10-bit CAPSENSE™ ADC

**Table 13** 10-bit CAPSENSE™ ADC specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SIDA94	A_RES	Resolution	_	-	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	_	16		Defined by AMUX Bus
SIDA97	A-MONO	Monotonicity	_	_	_	Yes	_
SIDA98	A_GAINERR	Gain error	-	-	±2	%	In V <sub>REF</sub> (2.4 V) mode with V <sub>DDA</sub> bypass capacitance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	-	-	3	mV	In V <sub>REF</sub> (2.4 V) mode with V <sub>DDA</sub> bypass capacitance of 10 µF
SIDA100	A_ISAR	Current consumption	_	_	0.25	mA	_
SIDA101	A_VINS	Input voltage range - single ended	$V_{SSA}$	-	$V_{DDA}$	V	_
SIDA103	A_INRES	Input resistance	_	2.2	_	ΚΩ	-
SIDA104	A_INCAP	Input capacitance	_	20	_	pF	-
SIDA106	A_PSRR	Power supply rejection ratio	_	60	-	dB	In V <sub>REF</sub> (2.4 V) mode with V <sub>DDA</sub> bypass capacitance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	_	1	_	μs	_
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	-	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	-	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	_	61	_	dB	With 10-Hz input sine wave, external 2.4-V reference, V <sub>REF</sub> (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	-	22.4	kHz	8-bit resolution

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

**Table 13 10-bit CAPSENSE™ ADC specifications** (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SIDA111	A_INL	Integral Non Linearity. 1 ksps	_	_	2	LSB	V <sub>REF</sub> = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	_	_	1	LSB	-

Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 



#### **Digital peripherals** 6.4

#### Timer counter pulse-width modulator (TCPWM) 6.4.1

**TCPWM** specifications Table 14

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μΑ	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	-	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-		For all trigger events <sup>[6]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	_	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	-	-		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

#### Note

<sup>6.</sup> Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 6.4.2 I<sup>2</sup>C

Table 15 Fixed I<sup>2</sup>C DC specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	_	50	- μΑ	_
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	135		_
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	_	310		_
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	_	_	1.4		-

# Table 16 Fixed I<sup>2</sup>C AC specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID153	F <sub>I2C1</sub>	Bit rate	ı	-	1	Msps	_

#### Note

7. Guaranteed by characterization.

infineon

**Electrical specifications** 

# 6.4.3 SPI

Table 17 SPI DC specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID163	ISPI1	Block current consumption at 1 Mbps	_	_	360		-
SID164	ISPI2	Block current consumption at 4 Mbps	_	_	560	μΑ	-
SID165	ISPI3	Block current consumption at 8 Mbps	_	_	600		-

Table 18 SPI AC specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions				
SID166	FSPI	SPI operating frequency (Master; 6X Oversampling)	_	_	8	MHz	-				
Fixed SPI N	Fixed SPI Master mode AC specifications										
SID167	трмо	MOSI valid after SClock driving edge	_	_	15		-				
SID168	TDSI	MISO valid before SClock capturing edge	20	_	_	ns	Full clock, late MISO sampling				
SID169	тнмо	Previous MOSI data hold time	0	_	_		Referred to Slave capturing edge				
Fixed SPI S	Slave mode AC	Specifications					_				
SID170	ТДМІ	MOSI valid before Sclock capturing edge	40	_	-		-				
SID171	TDSO	MISO valid after Sclock driving edge	_	_	42 + (3 × Tcpu)		T <sub>CPU</sub> = 1/F <sub>CPU</sub>				
SID171A	TDSO_EXT	MISO valid after Sclock driving edge in External Clock mode	-	_	48	ns	-				
SID172	THSO	Previous MISO data hold time	0	_	-		-				
SID172A	TSSELSSCK	SSEL valid to first SCK valid edge	100	-	-	ns	-				

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 6.4.4 UART

# Table 19 UART DC specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbps	_	_	55	μΑ	_
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbps	_	_	312	μΑ	-

# Table 20 UART AC specifications<sup>[8]</sup>

SpecID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions
SID162	F <sub>UART</sub>	Bit rate	_	_	1	Mbps	-

# 6.4.5 LCD direct drive

# Table 21 LCD direct drive DC specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID154	I <sub>LCDLOW</sub>	Operating current in low power mode	_	5	_	μΑ	16 × 4 small segment disp. at 50 Hz
SID155	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	_	500	5000	pF	_
SID156	LCD <sub>OFFSET</sub>	Long-term segment offset	-	20	-	mV	-
SID157	I <sub>LCDOP1</sub>	LCD system operating current Vbias = 5 V	_	2	_	· mA	32 × 4 segments. 50 Hz. 25°C
SID158	I <sub>LCDOP2</sub>	LCD system operating current Vbias = 3.3 V	_	2	_		32 × 4 segments. 50 Hz. 25°C

# Table 22 LCD direct drive AC specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID159	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	-

#### Note

8. Guaranteed by characterization.

infineon

**Electrical specifications** 

## 6.5 Memory

### 6.5.1 Flash

### Table 23 Flash DC specifications

SpecID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID173	$V_{PE}$	Erase and program voltage	1.71	_	5.5	V	-

### Table 24 Flash AC specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions
SID174	T <sub>ROWWRITE</sub> <sup>[9]</sup>	Row (block) write time (erase and program)	_	_	20		Row (block) = 128 bytes
SID175	T <sub>ROWERASE</sub> <sup>[9]</sup>	Row erase time	_	-	16	- ms	_
SID176	T <sub>ROWPROGRAM</sub> <sup>[9]</sup>	Row program time after erase	_	_	4	1115	_
SID178	T <sub>BULKERASE</sub> <sup>[9]</sup>	Bulk erase time (32 KB)	_	_	35		-
SID180 <sup>[10]</sup>	T <sub>DEVPROG</sub> <sup>[9]</sup>	Total device program time	_	_	7	Seconds	-
SID181 <sup>[10]</sup>	F <sub>END</sub>	Flash endurance	100 K	_	_	Cycles	-
SID182 <sup>[10]</sup>	F <sub>RET</sub>	Flash retention. T <sub>A</sub> ≤ 55°C, 100 K P/E cycles.	20	_	-		-
SID182A <sup>[10]</sup>	-	Flash retention. T <sub>A</sub> ≤ 85°C, 10 K P/E cycles.	10	_	_	Years	-
SID182B <sup>[10]</sup>	F <sub>RETQ</sub>	Flash retention.  T <sub>A</sub> ≤ 105°C,  10 K P/E cycles,  ≤ three years  at T <sub>A</sub> ≥ 85 °C.	10	-	20		Guaranteed by Characterization
SID256	TWS48	Number of Wait states at 48 MHz	2	_	_	_	CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	-	_	_	CPU execution from Flash

### **Notes**

<sup>9.</sup> It can take as much as 20 milliseconds to write to flash. During this time the device should not be Reset, or Flash operations may be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

### Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

## 6.6 System resources

## 6.6.1 Power-on reset (POR)

### Table 25 Power-on reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	_	67	V/ms	At power-up and power-down
SID185 <sup>[11]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.5	V	-
SID186 <sup>[11]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	_	1.4	V	_

## Table 26 Brown-out detect (BOD) for V<sub>CCD</sub>

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID190 <sup>[11]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	_
SID192 <sup>[11]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	_	1.5	V	-

### 6.6.2 SWD interface

### Table 27 SWD interface specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Unit	Details/ conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-	-	14	MUz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215 <sup>[11]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	_		-
SID216 <sup>[11]</sup>	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	_	_	nc	_
SID217 <sup>[11]</sup>	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5 × T	ns	_
SID217A <sup>[11]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_		-

### **Notes**

11. Guaranteed by characterization.

Electrical specifications



## 6.6.3 Internal main oscillator (IMO)

### Table 28 IMO DC specifications

(Guaranteed by design)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	-	250	μΑ	_
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	-	180	μΑ	_

### Table 29 IMO AC specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID223 <sup>[13]</sup>			-	-	±2.0	%	At -40°C to 85°C, for industrial temperature range and original extended industrial range parts
SID223A <sup>[12, 13]</sup>		Frequency variation at 24, 32, and 48 MHz (trimmed)	-	-	±2.5	%	At -40°C to 105°C, for all extended industrial temperature range parts
SID223B <sup>[12, 13]</sup>			-	-	±2.0	%	At –30°C to 105°C, for enhanced IMO extended indus- trial temperature range parts
SID223C <sup>[12, 13]</sup>			-	-	±1.5	%	At –20°C to 105°C, for enhanced IMO extended indus- trial temperature range parts
SID223D <sup>[12, 13]</sup>			_	-	±1.25	%	At 0°C to 85°C, for enhanced IMO extended industrial temperature range parts
SID226	T <sub>STARTIMO</sub>	IMO startup time	_	_	7	μs	-
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	_	145	_	ps	_

### **Notes**

<sup>12.</sup> The enhanced IMO extended temperature range parts replace the original extended industrial temperature range parts. For details on how to identify enhanced IMO extended temperature range parts, please refer to KBA235887.

<sup>13.</sup> Evaluated by characterization. Does not take into account soldering or board-level effects.

### PSoC™ 4000S MCU

Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

#### Internal low-speed oscillator (ILO) 6.6.4

#### **ILO DC specifications** Table 30

(Guaranteed by design)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID231 <sup>[14]</sup>	I <sub>ILO1</sub>	ILO operating current	_	0.3	1.05	μΑ	_

#### Table 31 **ILO AC specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID234 <sup>[14]</sup>	T <sub>STARTILO1</sub>	ILO startup time	-	-	2	ms	_
SID236 <sup>[14]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	_
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	_

#### Watch crystal oscillator (WCO) 6.6.5

Table 32 Watch crystal oscillator (WCO) specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID398	FWCO	Crystal frequency	-	32.768	_	kHz	_
SID399	FTOL	Frequency tolerance	_	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	_	50	_	kΩ	_
SID401	PD	Drive level	_	_	1	μW	-
SID402	TSTART	Startup time	-	_	500	ms	_
SID403	CL	Crystal load capacitance	6	_	12.5	pF	_
SID404	C0	Crystal shunt capacitance	-	1.35	_	pF	_
SID405	IWCO1	Operating current (high power mode)	_	_	8	μΑ	_
SID406	IWCO2	Operating current (low power mode)	_	_	1	μΑ	_

### **Notes**

14. Guaranteed by characterization.

15. For industrial temperature range parts, the maximum temperature is 85°C.





**Electrical specifications** 

#### **External clock** 6.6.6

#### Table 33 **External clock specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID305 <sup>[16]</sup>	ExtClkFreq	External clock input frequency	0	_	48	MHz	_
SID306 <sup>[16]</sup>	1 <b>-</b> YII	Duty cycle; measured at V <sub>DD/2</sub>	45	_	55	%	_

#### 6.6.7 Clock

#### Table 34 **Clock specs**

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID262 <sup>[16]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	_	4	Periods	-

#### **Smart I/O Pass-through Time** 6.6.8

#### Table 35 Smart I/O pass-through time (Delay in Bypass Mode)

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/ conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in Bypass Mode	_	_	1.6	ns	_

16. Guaranteed by characterization.

infineon

Ordering information

# 7 Ordering information

The PSoC<sup>™</sup> 4000S part numbers and features are listed in **Table 36**.

Table 36 PSoC<sup>™</sup> 4000S ordering information

		Fea	atures											Pac	kage					
Category	Product	Max CPU speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CAPSENSE™	10-bit CSD ADC	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	WLCSP (0.35-mm pitch)	24-pin QFN	32-pin QFN	32-pin TQFP	40-pin QFN	48-pin TQFP	Temperature range
	CY8C4024FNI-S402T	24	16	2	0	0	1	0	2	5	2	8	21	~	-	-	-	-	-	
	CY8C4024LQI-S401	24	16	2	0	0	1	0	2	5	2	8	19	-	~	-	-	-	-	
	CY8C4024LQI-S402	24	16	2	0	0	1	0	2	5	2	16	27	-	_	~	-	-	-	
	CY8C4024AXI-S402	24	16	2	0	0	1	0	2	5	2	16	27	-	-	-	~	-	-	
	CY8C4024LQI-S403	24	16	2	0	0	1	0	2	5	2	16	34	-	-	-	-	1		
	CY8C4024AZI-S403	24	16	2	0	0	1	0	2	5	2	16	36	-	-	-	-	-	~	-40°C to 85°C
4024	CY8C4024FNI-S412T	24	16	2	0	1	1	0	2	5	2	8	21	1	-	-	-	-	-	-40 C to 85 C
	CY8C4024LQI-S411	24	16	2	0	1	1	0	2	5	2	8	19	-	<b>'</b>	-	-	-	-	
	CY8C4024LQI-S412	24	16	2	0	1	1	0	2	5	2	16	27	-	-	1	-	-	-	
	CY8C4024AXI-S412	24	16	2	0	1	1	0	2	5	2	16	27	-	-	-	~	-	-	
	CY8C4024LQI-S413	24	16	2	0	1	1	0	2	5	2	16	34	-	-	-	-	/	-	
	CY8C4024AZI-S413	24	16	2	0	1	1	0	2	5	2	16	36	-	-	-	-	-	<b>/</b>	
	CY8C4024AZQ-S413	24	16	2	0	1	1	0	2	5	2	16	36	-	-	-	-	-	<b>/</b>	-40°C to 105°C
	CY8C4025FNI-S402T	24	32	4	0	0	1	0	2	5	2	8	21	<b>'</b>	-	-	-	-	-	-40°C to 85°C
	CY8C4025LQI-S401	24	32	4	0	0	1	0	2	5	2	8	19	-	<b>'</b>	-	-	-	-	
	CY8C4025LQI-S402	24	32	4	0	0	1	0	2	5	2	16	27	-	-	~	-	-	-	
	CY8C4025AXI-S402	24	32	4	0	0	1	0	2	5	2	16	27	-	_	-	~	-	-	
	CY8C4025LQI-S403	24	32	4	0	0	1	0	2	5	2	16	34	-	_	-	-	~	-	
	CY8C4025AZI-S403	24	32	4	0	0	1	0	2	5	2	16	36	-	_	-	_	-	~	
	CY8C4025AZQ-S403	24	32	4	0	0	1	0	2	5	2	16	36	-	_	-	_	_	~	-40°C to 105°C
4025	CY8C4025FNI-S412T	24	32	4	0	1	1	0	2	5	2	8	21	~	-	-	_	-	-	
	CY8C4025LQI-S411	24	32	4	0	1	1	0	2	5	2	8	19	-	~	-	_	-	_	
	CY8C4025LQI-S412	24	32	4	0	1	1	0	2	5	2	16	27	_	_	~	_	_	_	-
	CY8C4025AXI-S412	24	32	4	0	1	1	0	2	5	2	16	27	_	_	_	~	_	_	-40°C to 85°C
	CY8C4025LQI-S413	24	32	4	0	1	1	0	2	5	2	16	34	_	_	_	_	~	_	1
	CY8C4025AZI-S413	24	32	4	0	1	1	0	2	5	2	16	36	_	_	-	_	-	~	
	CY8C4025AZQ-S413	24	32	4	0	1	1	0	2	5	2	16	36	-	_	-	_	-	~	-40°C to 105°C
	CY8C4045FNI-S412T	48	32	4	0	1	1	0	2	5	2	8	21	~	_	-	-	-	_	
	CY8C4045LQI-S411	48	32	4	0	1	1	0	2	5	2	8	19	-	~	-	_	-	_	1
	CY8C4045LQI-S412	48	32	4	0	1	1	0	2	5	2	16	27	-	_	~	-	-	_	1
4045	CY8C4045AXI-S412	48	32	4	0	1	1	0	2	5	2	16	27	-	_	-	~	-	_	-40°C to 85°C
	CY8C4045LQI-S413	48	32	4	0	1	1	0	2	5	2	16	34	-	_	-	-	~	-	1
	CY8C4045AZI-S413	48	32	4	0	1	1	0	2	5	2	16	36	-	_	-	-	-	~	1
	CY8C4045AZQ-S413	48	32	4	0	1	1	0	2	5	2	16	36	-	_	-	_	-	~	-40°C to 105°C
	I.	1		<u> </u>	<u> </u>		<u> </u>			ı	<u> </u>				L	<u> </u>		<u> </u>		1




Ordering information

The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Prefix	-	-
4	Architecture	4	PSoC <sup>™</sup> 4
A	Family	0	4000 Family
D	CDII speed	2	24 MHz
В	CPU speed	4	48 MHz
		4	16 KB
С	Flack capacity	5	32 KB
	Flash capacity	6	64 KB
		7	128 KB
		AX	TQFP (0.8-mm pitch)
		AZ	TQFP (0.5-mm pitch)
DE	Package code	LQ	QFN
		PV	SSOP
		FN	CSP
F	To no no motumo mo no no	I	Industrial
Г	Temperature range	Q	Extended Industrial
		S	PSoC <sup>™</sup> 4 S-Series
S	Carias designatas	М	PSoC <sup>™</sup> 4 M-Series
	Series designator	L	PSoC <sup>™</sup> 4 L-Series
		BL	PSoC™ 4 BLE-Series
XYZ	Attributes code	000-999	Code of feature set in the specific family

The following is an example of a part number:



**Packaging** 



# 8 Packaging

The PSoC<sup>™</sup> 4000S is offered in 48LD TQFP, 40L QFN, 32 LEAD QFN, 24L QFN, 32LD TQFP, and 25-ball WLCSP packages.

Package dimensions and Infineon drawing numbers are in the following table.

Table 37 Package list

Spec ID	Package	Description	Package drawing
BID20	48LD TQFP	7 × 7 × 1.4 mm height with 0.5-mm pitch	51-85135
BID27	40L QFN	6 × 6 × 0.6 mm height with 0.5-mm pitch	001-80659
BID34A	32 LEAD QFN	$5 \times 5 \times 0.6$ mm height with 0.5-mm pitch	001-42168
BID34	24L QFN	4 × 4 × 0.6 mm height with 0.5-mm pitch	001-13937
BID34G	32LD TQFP	7 × 7 × 1.4 mm height with 0.8-mm pitch	51-85088
BID34F	25-ball WLCSP	$2.02 \times 1.93 \times 0.48$ mm height with 0.35-mm pitch	002-09957

Table 38 Package thermal characteristics

Parameter	Description	Package	Min	Тур	Max	Unit
T <sub>A</sub>	Operating ambient temperature	_	-40	25	105	°C
T <sub>J</sub>	Operating junction temperature	_	-40	_	125	°C
T <sub>JA</sub>	Package θ <sub>JA</sub>	48LD TQFP	_	73.5	-	°C/W
$T_JC$	Package $\theta_{JC}$	48LD TQFP	_	33.5	-	°C/W
T <sub>JA</sub>	Package θ <sub>JA</sub>	40L QFN	_	17.8	-	°C/W
T <sub>JC</sub>	Package $\theta_{JC}$	40L QFN	_	2.8	-	°C/W
T <sub>JA</sub>	Package θ <sub>JA</sub>	32 LEAD QFN	-	20.8	-	°C/W
T <sub>JC</sub>	Package $\theta_{JC}$	32 LEAD QFN	_	5.9	-	°C/W
T <sub>JA</sub>	Package θ <sub>JA</sub>	24L QFN	_	21.7	-	°C/W
$T_JC$	Package $\theta_{JC}$	24L QFN	-	5.6	-	°C/W
T <sub>JA</sub>	Package θ <sub>JA</sub>	32LD TQFP	_	29.4	-	°C/W
$T_JC$	Package θ <sub>JC</sub>	32LD TQFP	_	3.5	-	°C/W
T <sub>JA</sub>	Package θ <sub>JA</sub>	25-ball WLCSP	-	40	-	°C/W
T <sub>JC</sub>	Package θ <sub>JC</sub>	25-ball WLCSP	_	0.5	_	°C/W

Table 39Solder reflow peak temperature

Package	Maximum peak temperature	Maximum time at peak temperature
All	260 °C	30 s

Table 40 Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All except WLCSP	MSL 3
25-ball WLCSP	MSL 1

**Packaging** 



## 8.1 Package diagrams




Figure 6 48LD TQFP 7×7×1.4 MM A48, PACKAGE OUTLINE, (PG-TQFP-48)

infineon

**Packaging** 




Figure 7 40L QFN 6×6×0.6 MM LR40A/LQ40A 4.6×4.6 E-PAD (SAWN), PACKAGE OUTLINE, (PG-VQFN-40)





**Packaging** 




Figure 8 32 LEAD QFN 5.0×5.0×0.55 MM LQ32/LQ32B 3.5×3.5 MM EPAD (SAWN), PACKAGE OUTLINE, (PG-VQFN-32)

Based on Arm Cortex - MU+ CP

infineon

**Packaging** 




Figure 9 24L QFN 4×4×0.60 MM LQ24A/LQ24B 2.65×2.65 EPAD (SAWN), PACKAGE OUTLINE, (PG-VQFN-24)

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

**Packaging** 






Figure 10 32LD TQFP 7×7×1.4 MM A3214, PACKAGE OUTLINE (PG-TQFP-32)




Figure 11 PSOC™ 4A S1 WLCSP 2.02×1.93×0.48MM, FN25C, PACKAGE OUTLINE (SG-XFWLB-25)

**(infineon** 

Acronyms

Table 41 Acronyms used in this document

Description
analog local bus
analog-to-digital converter
analog global
AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm® data transfer bus
arithmetic logic unit
analog multiplexer bus
application programming interface
application program status register
advanced RISC machine, a CPU architecture
automatic thump mode
bandwidth
Controller Area Network, a communications protocol
common-mode rejection ratio
central processing unit
cyclic redundancy check, an error-checking protocol
digital-to-analog converter, see also IDAC, VDAC
digital filter block
digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
Dhrystone million instructions per second
direct memory access, see also TD
differential nonlinearity, see also INL
do not use
port write data registers
digital system interconnect
data watchpoint and trace
error correcting code
external crystal oscillator
electrically erasable programmable read-only memory
electromagnetic interference
external memory interface
end of conversion
end of frame
Execution Program Status register
electrostatic discharge
embedded trace macrocell
finite impulse response, see also IIR



 Table 41
 Acronyms used in this document (continued)

14016 41	Actonyms used in this document (continued)
Acronym	Description
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC™ pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
-	

infineon

 Table 41
 Acronyms used in this document (continued)

Table 41	Acronyms used in this document (continued)
Acronym	Description
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration datasheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC™	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
<del></del>	

### Based on Arm® Cortex®-M0+ CPU



 Table 41
 Acronyms used in this document (continued)

Acronym	Description
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal



**Document conventions** 

## 10 Document conventions

## 10.1 Units of measure

Table 42 Units of measure

Symbol	Unit of measure
°C	degrees celsius
dB	decibel
fF	femto farad
Hz	hertz
КВ	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
$M\Omega$	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad
μΗ	microhenry
μς	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
S	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

infineon

Revision history

## **Revision history**

Document version	Date of release	Description of changes
*G	2016-07-27	Changed status from Preliminary to Final. Updated Functional definition: Updated Special function peripherals: Updated LCD segment drive: Updated description. Updated Electrical specifications: Updated Device level specifications: Updated Table 4 (Updated details corresponding to I <sub>DD5</sub> , I <sub>DD8</sub> , I <sub>DD11</sub> , I <sub>DD17</sub> , I <sub>DD20</sub> , I <sub>DD23</sub> , I <sub>DD23A</sub> , I <sub>DD26</sub> , I <sub>DD29</sub> , I <sub>DD29</sub> , I <sub>DD2</sub> , I <sub>DD_XR</sub> parameters). Updated GPIO: Updated Table 6 (Updated details in "Details/Conditions" column corresponding to V <sub>OH</sub> parameter and spec ID SID60). Updated Packaging: Updated Table 37 (Updated details in "Description" column corresponding to 25-Ball WLCSP package (Updated package dimensions)). Updated Table 40 (Added 25-ball WLCSP package and its corresponding details). Completing Sunset Review.
*H	2016-09-14	Added 40-pin QFN package related information in all instances across the document.  Updated Electrical specifications: Updated Device level specifications: Updated Table 4 (Updated details corresponding to I <sub>DD5</sub> , I <sub>DD8</sub> , I <sub>DD11</sub> , I <sub>DD17</sub> , I <sub>DD20</sub> , I <sub>DD23</sub> , I <sub>DD23</sub> , I <sub>DD23</sub> , I <sub>DD29</sub> , I <sub>DD29</sub> , I <sub>DD29</sub> , I <sub>DD2</sub> ,
*I	2017-01-09	Updated <b>Electrical specifications</b> : Replaced PRGIO with Smart I/O in all instances.
*J	2017-04-26	Updated Cypress Logo and Copyright.
*K	2017-11-17	Updated Document Title to read as "PSoC® 4: PSoC 4000S Datasheet Programmable System-on-Chip (PSoC®)".  Added 32-pin TQFP Package related information in all instance across the document.  Updated Ordering information:  Updated part numbers.  Updated Packaging:  Updated Package diagrams:  spec 001-42168 – Changed revision from *E to *F.  Added spec 51-85088 *E.

### Based on Arm® Cortex®-M0+ CPU



Revision history

Document version	Date of release	Description of changes
*L	2019-07-31	Updated Features: Updated 32-bit MCU subsystem: Updated description. Added Development ecosystem. Added PSoC™ Creator. Updated Functional definition: Updated System resources: Updated Power system: Updated description. Updated description. Updated Fixed function digital: Updated Serial communication block (SCB): Updated Serial communication block (SCB): Updated Secription. Updated Special function peripherals: Updated LCD segment drive: Updated description. Updated Pinouts: Added Note below Table 1. Updated Electrical specifications: Updated CSD and IDAC: Updated Table 12 (Updated details in "Details/Conditions" column corresponding to V <sub>REF</sub> , V <sub>REF</sub> EXT and V <sub>COMPIDAC</sub> parameters). Updated Digital peripherals: Updated Table 18 (Updated all values corresponding to TSSELSSCK parameter). Updated Ordering information: Updated Packaging: Updated Package diagrams: spec 001-13937 − Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*M	2020-11-20	Updated Features: Added "Clock sources". Added "ModusToolbox™ software". Updated Development ecosystem: Replaced "More Information" with "Development ecosystem" in heading. Updated description. Added ModusToolbox™ software. Updated Electrical specifications: Updated Device level specifications: Updated Device level specifications: Updated temperature range in description below heading. Updated System resources: Updated Power-on reset (POR): Updated Table 25. Updated Ordering information: Updated Table 36: Added Q-temp MPNs for the 48-pin TQFP package. Updated Packaging: Updated Table 38. Updated to new template.

### Based on Arm® Cortex®-M0+ CPU



Revision history

Document version	Date of release	Description of changes
*N	2020-12-23	Updated Ordering information: Updated Nomenclature: Updated details under Temperature Range to show "Extended Industrial".
*0	2022-07-28	Updated <b>Table 29</b> : Updated spec SID223 and SID223A. Added specs SID223B through SID223D. Migrated to Infineon template.
*P	2023-01-23	Updated the footnotes in IMO AC specifications.
*Q	2024-03-14	Fixed broken links. Updated Development ecosystem. Updated product from CY8C4024FNI-S402 to CY8C4024FNI-S402T, CY8C4024FNI-S412 to CY8C4024FNI-S412T, CY8C4025FNI-S402 to CY8C4025FNI-S402T, CY8C4025FNI-S412 to CY8C4025FNI-S412T, and CY8C4045FNI-S412 to CY8C4045FNI-S412T in Table 36 Updated packing diagram titles with IFX package code for Figure 6, Figure 7, Figure 8, Figure 9, Figure 10 and Figure 11 Updated Packaging.

### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-03-14 **Published by** 

**Infineon Technologies AG** 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email:

erratum@infineon.com

**Document reference** 002-00123 Rev. \*Q

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

### WARNINGS

Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.