

PSoC 6 MCU: CY8C61x6, CY8C61x7 Datasheet

PSoC 61 MCU

General Description

PSoC® 6 MCU is a high-performance, ultra-low-power and secure MCU platform, purpose-built for IoT applications. The CY8C61x6/7 product line, based on the PSoC 6 MCU platform, is a combination of a high-performance microcontroller with low-power flash technology, digital programmable logic, high-performance analog-to-digital conversion and standard communication and timing peripherals.

Features

32-bit Dual CPU Subsystem

Note: In PSoC 61 the Cortex M0+ is reserved for system functions, and is not available for applications.

- 150-MHz Arm[®] Cortex[®]-M4F (CM4) CPU with single-cycle multiply, floating point, and memory protection unit (MPU)
- 100-MHz Cortex-M0+ (CM0+) CPU with single-cycle multiply and MPU
- Core logic operation at either 1.1 V or 0.9 V, depending on the part selected. See Ordering Information.
- Active CPU current slope with 1.1-V core operation
 - □ Cortex-M4: 40 µA/MHz □ Cortex-M0+: 20 µA/MHz
- Active CPU current slope with 0.9-V core operation
 - □ Cortex-M4: 22 µA/MHz □ Cortex-M0+: 15 µA/MHz
- Two DMA controllers with 16 channels each

Memory Subsystem

- 1-MB application flash, 32-KB auxiliary flash (AUXflash), and 32-KB supervisory flash (SFlash); read-while-write (RWW) support. Two 8-KB flash caches, one for each CPU.
- 288-KB SRAM with power and data retention control
- One-time-programmable (OTP) 1-Kb eFuse array

Low-Power 1.7-V to 3.6-V Operation

- Six power modes for fine-grained power management
- Deep Sleep mode current of 7 µA with 64-KB SRAM retention
- On-chip Single-In Multiple Out (SIMO) DC-DC buck converter, <1 µA quiescent current
- Backup domain with 64 bytes of memory and real-time clock

Flexible Clocking Options

- On-chip crystal oscillators (16 to 35 MHz, and 32 kHz)
- Phase-locked loop (PLL) for multiplying clock frequencies
- 8-MHz Internal Main Oscillator (IMO) with ±2% accuracy
- Ultra-low-power 32-kHz Internal Low-speed Oscillator (ILO)
- Frequency-locked loop (FLL) for multiplying IMO frequency

Quad SPI (QSPI)/Serial Memory Interface (SMIF)

- Execute-In-Place (XIP) from external quad SPI Flash
- On-the-fly encryption and decryption
- 4-KB cache for greater XIP performance with lower power
- Supports single, dual, quad, dual-quad, and octal interfaces with throughput up to 640 Mbps

Segment LCD Drive

■ Supports up to 99 segments and up to 8 commons

Serial Communication

- Nine run-time configurable serial communication blocks (SCBs)
 - ☐ Eight SCBs: configurable as SPI, I²C, or UART
- ☐ One Deep Sleep SCB: configurable as SPI or I²C ■ USB full-speed device interface

Audio Subsystem

■ Two pulse density modulation (PDM) channels and one I²S channel with time division multiplexed (TDM) mode

Timing and Pulse-Width Modulation

- Thirty-two timer/counter/pulse-width modulators (TCPWM)
- Center-aligned, edge, and pseudo-random modes
- Comparator-based triggering of Kill signals

Programmable Analog

- 12-bit 1-Msps SAR ADC with differential and single-ended modes and 16-channel sequencer with result averaging
- Two low-power comparators available in Deep Sleep and Hibernate modes
- Built-in temperature sensor connected to ADC
- One 12-bit voltage-mode digital-to-analog converter (DAC) with < 2-µs settling time
- Two opamps with low-power operation modes

Up to 100 Programmable GPIOs

- Two Smart I/O[™] ports (16 I/Os) enable Boolean operations on GPIO pins; available during system Deep Sleep
- Programmable drive modes, strengths, and slew rates
- Six overvoltage-tolerant (OVT) pins

Cypress Semiconductor Corporation Document Number: 002-21414 Rev. *J



Capacitive Sensing

- Cypress CapSense[®] provides best-in-class signal-to-noise ratio (SNR), liquid tolerance, and proximity sensing
- Enables dynamic usage of both self and mutual sensing
- Automatic hardware tuning (SmartSense™)

Security Built into Platform Architecture

- ROM-based root of trust via uninterruptible Secure Boot
- Step-wise authentication of execution images
- Secure execution of code in execute-only mode for protected routines
- All Debug and Test ingress paths can be disabled
- Up to eight Protection Contexts

Cryptography Accelerator

- Hardware acceleration for symmetric and asymmetric cryptographic methods and hash functions
- True random number generation (TRNG) function

Programmable Digital

- Twelve programmable logic blocks, each with 8 Macrocells and an 8-bit data path (called universal digital blocks or UDBs)
- Usable as drag-and-drop Boolean primitives (gates, registers), or as Verilog-programmable blocks
- Cypress-provided peripheral component library using UDBs to implement functions such as communication peripherals (for example, LIN, UART, SPI, I²C, S/PDIF and other protocols), Waveform Generators, Pseudo-Random Sequence (PRS) generation, and many other functions.

Profiler

■ Eight counters provide event or duration monitoring of on-chip resources

Packages

- 124-BGA
- 80-WLCSP (in 0.33 and 0.43 mm heights)
- Thin 80-WLCSP (0.33 mm height) (qualification in process)

PSoC 6 MCU: CY8C61x6, CY8C61x7 Datasheet



Contents

Development Ecosystem	4
PSoC 6 MCU Resources	4
PSoC Creator	4
ModusToolbox™ IDE and the PSoC 6 SDK	6
Blocks and Functionality	7
Functional Description	
CPU and Memory Subsystem	9
System Resources	11
Programmable Analog Subsystem	13
Programmable Digital	15
Fixed-Function Digital	15
GPIO	16
Special-Function Peripherals	17
Pinouts	20
Power Supply Considerations	32
Electrical Specifications	36
Absolute Maximum Ratings	36
Device-Level Specifications	37

Analog Peripherals	43
Digital Peripherals	52
Memory	54
System Resources	55
Ordering Information	63
PSoC 6 MPN Decoder	
Packaging	65
Acronyms	69
Document Conventions	
Unit of Measure	71
Errata	72
Revision History	75
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	76
Cypress Developer Community	
Technical Support	76



Development Ecosystem

PSoC 6 MCU Resources

Cypress provides a wealth of data at www.cypress.com to help you select the right PSoC device and quickly and effectively integrate it into your design. The following is an abbreviated, hyperlinked list of resources for PSoC 6 MCU:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 6 MCU
- Application Notes cover a broad range of topics, from basic to advanced level, and include the following:
 - □ AN221774: Getting Started with PSoC 6 MCU
 - □ AN210781: Getting Started with PSoC 6 MCU with BLE
 - □ AN218241: PSoC 6 MCU Hardware Design Guide
 - □ AN213924: PSoC 6 MCU Device Firmware Update Guide
 - □ AN219528: PSoC 6 MCU Power Reduction Techniques
 - □ AN221111: PSoC 6 MCU Creating a Secure System
 □ AN85951: PSoC 4, PSoC 6 MCU CapSense Design Guide
- Code Examples demonstrate product features and usage, and are also available on Cypress GitHub repositories.
- Technical Reference Manuals (TRMs) provide detailed descriptions of PSoC 6 MCU architecture and registers.

- PSoC 6 MCU Programming Specification provides the information necessary to program PSoC 6 MCU nonvolatile memory.
- Development Tools
 - □ ModusToolbox™ enables cross platform code development with a robust suite of tools and software libraries
 - □ There is no kit available for the PSoC 61 product line. However, the CY8CKIT-062-WiFi-BT PSoC 6 WiFi-BT Pioneer Kit is available: a low-cost hardware platform that enables design and debug of the PSoC 62 CY8C62x6/7 product line, and the CYW4343W Wi-Fi + Bluetooth Combo Chip.
 - □ PSoC 6 CAD libraries provide footprint and schematic support for common tools. BSDL files and IBIS models are also available.
- Training Videos are available on a wide range of topics including the PSoC 6 MCU 101 series
- Cypress Developer Community enables connection with fellow PSoC developers around the world, 24 hours a day, 7 days a week, and hosts a dedicated PSoC 6 MCU Community

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables you to design hardware and firmware systems concurrently, based on PSoC 6 MCU. As shown below, with PSoC Creator, you can:

- 1. Explore the library of 200+ Components in PSoC Creator
- 2. Drag and drop Component icons to complete your hardware system design in the main design workspace
- 3. Configure Components using the Component Configuration Tools and the Component datasheets
- 4. Co-design your application firmware and hardware in the PSoC Creator IDE or build project for third-party IDE
- Prototype your solution with the PSoC 6 Pioneer Kits. If a design change is needed, PSoC Creator and Components enable you to make changes on-the-fly without the need for hardware revisions.

Document Number: 002-21414 Rev. *J






Figure 1. PSoC Creator Schematic Entry and Components



ModusToolbox™ IDE and the PSoC 6 SDK


ModusToolbox is an Eclipse-based development environment on Windows, macOS, and Linux platforms that includes the ModusToolbox IDE and the PSoC 6 SDK. The ModusToolbox IDE brings together several device resources, middleware, and firmware to build an application. Using ModusToolbox, you can enable and configure device resources and middleware libraries, write *C/C++/assembly* source code, and program and debug the device.

The PSoC 6 SDK is the software development kit for the PSoC 6 MCU. The SDK makes it easier to develop firmware for supported devices without the need to understand the intricacies of the device resources.

For additional details on using the Cypress tools, refer to AN221774: Getting Started with PSoC 6 MCU and the documentation and help integrated into ModusToolbox. As Figure 2 shows, with the ModusToolbox IDE, you can:

- 1. Create a new application based on a list of starter applications, filtered by kit or device, or browse the collection of code examples online.
- 2. Configure device resources in *design.modus* to build your hardware system design in the workspace.
- 3. Add software components or middleware.
- 4. Develop your application firmware.

Figure 2. ModusToolbox IDE Resources and Middleware







Blocks and Functionality

Figure 3 shows the major subsystems and a simplified view of their interconnections. The color coding shows the lowest power mode where a block is still functional. For example, the SRAM is functional down to Deep Sleep mode.

Figure 3. Block Diagram







There are three debug access ports, one each for CM4 and CM0+, and a system port. PSoC 6 MCU devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware. All device interfaces can be permanently disabled (device security) for applications concerned about attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. The security level is settable by the user.

Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The ModusToolbox and PSoC Creator Integrated Development Environments (IDE) provide fully integrated programming and debug support for these devices. The SWJ (SWD and JTAG) interface is fully compatible with industry-standard third party probes. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, PSoC 6 provides a very high level of security.

Document Number: 002-21414 Rev. *J Page 8 of 76



Functional Description

The following sections provide an overview of the features, capabilities and operation of each functional block identified in the block diagram in Figure 2. For more detailed information, refer to the following three references.

■ Peripheral Driver Library (PDL) Application Programming Interface (API) Reference Manual.

PDL provides low-level drivers for each resource in the device, and supports the entire PSoC 6 MCU portfolio. PDL is an element of the PSoC 6 SDK, which is installed as part of ModusToolbox. With ModusToolbox installed, you can access the PDL API reference manual either from the Documentation tab of the Quick Panel, or you can navigate directly to it at <install_directory>WodusToolbox_<version>Vibraries\psoc6sw-<version>\docs. Using PDL should be the primary means of interacting with the PSoC 6 MCU hardware.

■ Architecture Technical Reference Manual (TRM)

The architecture TRM provides a detailed description of each resource in the device. This is the next reference to use if it is necessary to understand the operation of the hardware below the software provided by PDL. It describes the architecture and functionality of each resource and explains the operation of each resource in all modes. It provides specific guidance regarding the use of associated registers.

■ Register Technical Reference Manual

The register TRM provides a complete list of all registers in the device. It includes the breakdown of all register fields, their possible settings, read/write accessibility, and default states. All registers that have a reasonable use in typical applications have functions to access them from within PDL. Note that ModusToolbox and PDL may provide software default conditions for some registers that are different from and override the hardware defaults.

CPU and Memory Subsystem

PSoC 6 has multiple bus masters, as Figure 2 shows. They are: CPUs, DMA controllers, QSPI, USB, and a Crypto block. Generally, all memory and peripherals can be accessed and shared by all bus masters through multi-layer Arm AMBA high-performance bus (AHB) arbitration. Accesses between CPUs can be synchronized using an inter-processor communication (IPC) block.

CPU

There are two Arm Cortex CPUs:

The Cortex-M4 (CM4) has single-cycle multiply, a floating-point unit (FPU), and a memory protection unit (MPU). It can run at up to 150 MHz. This is the main CPU, designed for a short interrupt response time, high code density, and high throughput.

CM4 implements a version of the Thumb instruction set based on Thumb-2 technology (defined in the *Armv7-M Architecture Reference Manual*).

The Cortex-M0+ (CM0+) has single-cycle multiply, and an MPU. It can run at up to 100 MHz; however, for CM4 speeds above 100 MHz, CM0+ and bus peripherals are limited to half the speed of CM4. Thus, for CM4 running at 150 MHz, CM0+ and peripherals are limited to 75 MHz.

CM0+ is the secondary CPU; it is used to implement system calls and device-level security, safety, and protection features. CM0+ provides a secure, uninterruptible boot function. This guarantees that post boot, system integrity is checked and memory and peripheral access privileges are enforced.

CM0+ implements the Armv6-M Thumb instruction set (defined in the *Armv6-M Architecture Reference Manual*).

The CPUs have the following power draw, at V_{DDD} = 3.3 V and using the internal buck regulator:

Table 1. Active Current Slope at V_{DDD} = 3.3 V Using the Internal Buck Regulator

		System Power Mode			
		ULP	LP		
СРИ	Cortex-M0+	15 μA/MHz	20 μA/MHz		
	Cortex-M4	22 μA/MHz	40 μA/MHz		

The CPUs can be selectively placed in their Sleep and Deep Sleep power modes as defined by Arm.

Both CPUs have nested vectored interrupt controllers (NVIC) for rapid and deterministic interrupt response, and wakeup interrupt controllers (WIC) for CPU wakeup from Deep Sleep power mode.

The CPUs have extensive debug support. PSoC 6 has a debug access port (DAP) that acts as the interface for device programming and debug. An external programmer or debugger (the "host") communicates with the DAP through the device serial wire debug (SWD) or Joint Test Action Group (JTAG) interface pins. Through the DAP (and subject to device security restrictions), the host can access the device memory and peripherals as well as the registers in both CPUs.

Each CPU offers debug and trace features as follows:

- CM4 supports six hardware breakpoints and four watchpoints, 4-bit embedded trace macrocell (ETM), serial wire viewer (SWV), and printf()-style debugging through the single wire output (SWO) pin.
- CM0+ supports four hardware breakpoints and two watchpoints, and a micro trace buffer (MTB) with 4-KB dedicated RAM.

PSoC 6 also has an Embedded Cross Trigger for synchronized debugging and tracing of both CPUs.

Interrupts

This product line has 147 system and peripheral interrupt sources and supports interrupts and system exceptions on both CPUs. CM4 has 147 interrupt request lines (IRQ), with the interrupt source 'n' directly connected to IRQn. CM0+ has 32 interrupts IRQ[31:0] with configurable mapping of one system interrupt source to any of the IRQ[31:0].

Each interrupt supports configurable priority levels (eight levels for CM4 and four levels for CM0+). One system interrupt can be mapped to each of the CPUs' non-maskable interrupts (NMI). Up to 41 interrupt sources are capable of waking the device from Deep Sleep power mode using the WIC. Refer to the technical reference manual for details.



DMA Controllers

There are two DMA controllers with 16 channels each, which support CPU-independent accesses to memory and peripherals. The descriptors for DMA channels can be in SRAM or flash. Therefore, the number of descriptors are limited only by the size of the memory. Each descriptor can transfer data in two nested loops with configurable address increments to the source and destination. The size of data transfer per descriptor varies based on the type of DMA channel. Refer to the technical reference manual for detail.

Cryptography Accelerator (Crypto)

This subsystem consists of hardware implementation and acceleration of cryptographic functions and random number generators.

The Crypto subsystem supports the following:

- Encryption/Decryption Functions
 - □ Data Encryption Standard (DES)
 - □ Triple DES (3DES)
 - □ Advanced Encryption Standard (AES) (128-, 192-, 256-bit)
 - □ Elliptic Curve Cryptography (ECC)
 - □ RSA cryptography functions
- Hashing functions
 - □ Secure Hash Algorithm (SHA)
 - □ SHA-1
 - □ SHA-224/-256/-384/-512
- Message authentication functions (MAC)
 - ☐ Hashed message authentication code (HMAC)
 - □ Cipher-based message authentication code (CMAC)
- 32-bit cyclic redundancy code (CRC) generator
- Random number generators
 - ☐ Pseudo random number generator (PRNG)
 - ☐ True random number generator (TRNG)

Protection Units

This product line has multiple types of protection units to control erroneous or unauthorized access to memory and peripheral registers. CM4 and CM0+ have Arm MPUs for protection at the bus master level. Other bus masters use additional MPUs. Shared memory protection units (SMPUs) help implement memory protection for memory resources that are shared among multiple bus masters. Peripheral protection units (PPU) are similar to SMPUs but are designed for protecting the peripheral register space.

Protection units support memory and peripheral access attributes including address range, read/write, code/data, privilege level, secure/non-secure, and protection context.

Protection units are configured at secure boot to control access privileges and rights for bus masters and peripherals.

Up to eight protection contexts (secure boot is in protection context 0) allow access privileges for memory and system resources to be set by the secure boot process per protection context by bus master and code privilege level. Multiple protection contexts are supported on CPUs and other bus masters.

Memory

PSoC 6 contains flash, SRAM, ROM, and eFuse memory blocks.

■ Flash

There is up to 1 MB of application flash, organized in 256-KB sectors. There are also two 32-KB flash sectors:

- □ Auxiliary flash (AUXflash), typically used for EEPROM emulation
- □ Supervisory flash (SFlash). Data stored in SFlash includes device trim values, Flash Boot code, and encryption keys. After the device transitions into the Secure lifecycle stage, SFlash can no longer be changed.

The flash has 128-bit-wide accesses to reduce power. Write operations can be performed at the row level. A row is 512 bytes. Read operations are supported in both Low Power and Ultra-Low Power modes, however write operations may not be performed in Ultra-Low Power mode.

The flash controller has two caches, one for each CPU. Each cache is 8 KB, with 4-way set associativity.

■ SRAM

Up to 256 KB of SRAM is provided. Power control and retention granularity is implemented in 32 KB blocks allowing the user to control the amount of memory retained in Deep Sleep. Memory is not retained in Hibernate mode.

■ ROM

The 128-KB ROM, also referred to as the supervisory ROM (SROM), provides code (ROM Boot) for several system functions. The ROM contains device initialization, flash write, security, eFuse programming, and other system-level routines. ROM code is executed only by the CM0+ CPU, in protection context 0. A system function can be initiated by either CPU, or through the DAP. This causes an NMI in CM0+, which causes CM0+ to execute the system function.

■ eFuse

A one-time-programmable (OTP) eFuse array consists of 1024 bits, of which 512 are reserved for system use such as die ID, device ID, initial trim settings, device life cycle, and security settings. The remaining bits are available for storing security key information, hash values, unique IDs or similar custom content.

Each fuse is individually programmed; once programmed (or "blown"), its state cannot be changed. Blowing a fuse transitions it from the default state of 0 to 1. To program an eFuse, $V_{\rm DDIO0}$ must be at 2.5 V ±5%, at 14 mA.

Because blowing an eFuse is an irreversible process, programming is recommended only in mass production under controlled factory conditions. For more information, see PSoC 6 MCU Programming Specifications.



Boot Code

Two blocks of code, ROM Boot and Flash Boot, are pre-programmed into the device and work together to provide device startup and configuration, basic security features, life-cycle stage management and other system functions.

■ ROM Boot

On a device reset, the boot code in ROM is the first code to execute. This code performs the following:

- ☐ Integrity checks of flash boot code
- □ Device trim setting (calibration)
- □ Setting the device protection units
- □ Setting device access restrictions for secure life-cycle states ROM cannot be changed and acts as the Root of Trust in a secure system.

■ Flash Boot

Flash boot is a firmware module stored in SFlash and application flash. It ensures that only a validated application may run on the device. It also ensures that the firmware image has not been modified, such as by a malicious third party.

Flash boot:

- □ Is validated by ROM Boot
- ☐ Runs after ROM Boot and before the user application
- □ Enables system calls
- □ Configures the Debug Access Port
- □ Launches the user application in the CM0+ (CM4 for single-CPU devices).

If the user application cannot be validated, then flash boot ensures that the device is transitioned into a safe state.

Memory Map

Both CPUs have a fixed address map, with shared access to memory and peripherals. The 32-bit (4 GB) address space is divided into the regions shown in Table 2. Note that code can be executed from the Code and External RAM.

Table 2. Address Map for CM4 and CM0+

Address Range	Name	Use
0x0000 0000 – 0x1FFF FFFF	Code	Program code region. Data can also be placed here. It includes the exception vector table, which starts at address 0.
0x2000 0000 – 0x3FFF FFFF	SRAM	Data region. This region is not supported in PSoC 6.
0x4000 0000 – 0x5FFF FFFF	Peripheral	All peripheral registers. Code cannot be executed from this region. CM4 bit-band in this region is not supported in PSoC 6.
0x6000 0000 – 0x9FFF FFFF	External RAM	SMIF or Quad SPI, (see the QSPI Interface Serial Memory Interface (SMIF) section). Code can be executed from this region.
0xA000 0000 – 0xDFFF FFFF	External Device	Not used.

Table 2. Address Map for CM4 and CM0+ (continued)

Address Range	Name	Use
0xE000 0000 – 0xE00F FFFF		Provides access to peripheral registers within the CPU core.
0xE010 0A000 – 0xFFFF FFFF	Device	Device-specific system registers.

The device memory map shown in Table 3 applies to both CPUs. That is, the CPUs share access to all PSoC 6 MCU memory and peripheral registers.

Table 3. Internal Memory Address Map for CM4 and CM0+

Address Range	Memory Type	Size
0x0000 0000 – 0x0001 FFFF	ROM	128 KB
0x0800 0000 – 0x0804 7FFF	SRAM	Up to 288 KB
0x1000 0000 – 0x100F FFFF	Application flash	Up to 1 MB
0x1400 0000 – 0x1400 7FFF	Auxiliary flash, can be used for EEPROM emulation	32 KB
0x1600 0000 - 0x1600 7FFF	Supervisory flash	32 KB

Note that the SRAM is located in the Arm Code region for both CPUs (see Table 2). There is no physical memory located in the CPUs' Arm SRAM regions.

System Resources

Power System

The power system provides assurance that voltage levels are as required for each respective mode and will either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) when the power supply drops below specified levels. The design guarantees safe chip operation between power supply voltage dropping below specified levels (for example, below 1.7 V) and the reset occurring. There are no voltage sequencing requirements.

The V_{DDD} supply (1.7 to 3.6 V) powers an on-chip buck regulator or a low-dropout regulator (LDO), selectable by the user. In addition, both the buck and the LDO offer a selectable (0.9 or 1.1 V) core operating voltage (V_{CCD}). The selection lets users choose between two system power modes:

- System Low Power (LP) operates V_{CCD} at 1.1 V and offers high performance, with no restrictions on device configuration.
- System Ultra Low Power (ULP) operates V_{CCD} at 0.9 V for exceptional low power, but imposes limitations on clock speeds.

In addition, a backup domain adds an "always on" functionality using a separate power domain supplied by a backup supply (V_{BACKUP}) such as a battery or supercapacitor. It includes a real-time clock (RTC) with alarm feature, supported by a 32.768-kHz watch crystal oscillator (WCO), and power-management IC (PMIC) control. Refer to Power Supply Considerations for more details.



Power Modes

PSoC 6 MCU can operate in four system and three CPU power modes. These modes are intended to minimize the average power consumption in an application. For more details on power modes and other power-saving configuration options, see the application note, AN219528: PSoC 6 MCU Low-Power Modes and Power Reduction Techniques and the Architecture TRM, Power Modes chapter.

Power modes supported by PSoC 6 MCUs, in the order of decreasing power consumption, are:

- System Low Power (LP) All peripherals and CPU power modes are available at maximum speed
- System Ultra Low Power (ULP) All peripherals and CPU power modes are available, but with limited speed
- CPU Active CPU is executing code in system LP or ULP mode
- CPU Sleep CPU code execution is halted in system LP or ULP mode
- CPU Deep Sleep CPU code execution is halted and system Deep Sleep is requested in system LP or ULP mode
- System Deep Sleep Only low-frequency peripherals are available after both CPUs enter CPU Deep Sleep mode
- System Hibernate Device and I/O states are frozen and the device resets on wakeup

CPU Active, Sleep, and Deep Sleep are standard Arm-defined power modes supported by the Arm CPU instruction set architecture (ISA). System LP, ULP, Deep Sleep and Hibernate modes are additional low-power modes supported by PSoC 6 MCU.

Clock System

Figure 4 shows that the clock system consists of the following:

- Internal main oscillator (IMO)
- Internal low-speed oscillator (ILO)
- Precision ILO (PILO)
- Watch crystal oscillator (WCO)
- External MHz crystal oscillator (ECO)
- External clock input
- One phase-locked loop (PLL)
- One frequency-locked loop (FLL)

Clocks may be buffered and brought out to a pin on a smart I/O port.

Internal Main Oscillator (IMO)

The IMO is the primary source of internal clocking. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 8 MHz and tolerance is ±2%.

Internal Low-speed Oscillator (ILO)

The ILO is a very low power oscillator, nominally 32 kHz, which operates in all power modes. The ILO can be calibrated against a higher accuracy clock for better accuracy.

Precision ILO (PILO)

PILO is a 32.768-kHz clock that can provide a more accurate clock than ILO when periodically calibrated using a high-accuracy clock such as the ECO.





Figure 4. Clocking Diagram



External Crystal Oscillators

Figure 5 shows all of the external crystal oscillator circuits for this product line. The component values shown are typical; check the ECO Specifications for the crystal values, and the crystal datasheet for the load capacitor values. The ECO and WCO require balanced external load capacitors. For more information, see the TRM and AN218241, PSoC 6 MCU Hardware Design Considerations.

Figure 5. Oscillator Circuits



Watchdog Timers (WDT, MCWDT)

PSoC 6 MCU has one WDT and two multi-counter WDTs (MCWDTs). The WDT has a 16-bit free-running counter. Each MCWDT has two 16-bit counters and one 32-bit counter, with multiple operating modes. All of the 16-bit counters can generate a watchdog device reset. All of the counters can generate an interrupt on a match event.

The WDT is clocked by the ILO. It can do interrupt/wakeup generation in system LP/ULP, Deep Sleep, and Hibernate power modes. The MCWDTs are clocked by LFCLK (ILO or WCO). It can do periodic interrupt/wakeup generation in system LP/ULP and Deep Sleep power modes.

Clock Dividers

Integer and fractional clock dividers are provided for peripheral use and timing purposes. There are:

- Eight 8-bit clock dividers
- Sixteen 16-bit integer clock dividers
- Four 16.5-bit fractional clock dividers
- One 24.5-bit fractional clock divider

Trigger Routing

PSoC 6 MCU contains a trigger multiplexer block. This is a collection of digital multiplexers and switches that are used for routing trigger signals between peripheral blocks and between GPIOs and peripheral blocks.

There are two types of trigger routing. Trigger multiplexers have reconfigurability in the source and destination. There are also hardwired switches called "one-to-one triggers", which connect a specific source to a destination. The user can enable or disable the route.

Reset

PSoC 6 MCU can be reset from a variety of sources:

- Power-on reset (POR) to hold the device in reset while the power supply ramps up to the level required for the device to function properly. POR activates automatically at power-up.
- Brown-out detect (BOD) reset to monitor the digital voltage supply V_{DDD} and generate a reset if V_{DDD} falls below the minimum required logic operating voltage.
- External reset (XRES) to reset the device using an external input. The XRES pin is active LOW a logic '1' on the pin has no effect and a logic '0' causes reset. The pin is pulled to logic '1' inside the device. XRES is available as a dedicated pin.
- Watchdog timer (WDT or MCWDT) to reset the device if firmware fails to service it within a specified timeout period.
- Software-initiated reset to reset the device on demand using firmware.
- Logic-protection fault can trigger an interrupt or reset the device if unauthorized operating conditions occur; for example, reaching a debug breakpoint while executing privileged code.
- Hibernate wakeup reset to bring the device out of the system Hibernate low-power mode.

Reset events are asynchronous and guarantee reversion to a known state. Some of the reset sources are recorded in a register, which is retained through reset and allows software to determine the cause of the reset.

Programmable Analog Subsystem

12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion. One of three internal reference voltages may be used for an ADC reference voltage. The references are, $V_{\rm DD}$, $V_{\rm DD}/2$, and $V_{\rm REF}$ (nominally 1.2 V and trimmed to ±1%). An external reference may also be used, by either driving the VREF pin or routing an external reference to GPIO pin P9.7. These reference options allow ratio-metric readings or absolute readings at the accuracy of the reference used. The input range of the ADC is the full supply voltage between $V_{\rm SS}$ and $V_{\rm DDIOA}/V_{\rm DDIOA}$. The SAR ADC may be configured with a mix of single-ended and differential signals in the same configuration.

The SAR ADC's sample-and-hold (S/H) aperture is programmable to allow sufficient time for signals with a high impedance to settle sufficiently, if required. System performance will be 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it. To improve performance in noisy conditions, an external bypass capacitor for the internal reference amplifier (through the fixed "VREF" pin), may be added.

The SAR is connected to a fixed set of pins through an input multiplexer. The multiplexer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The result of each channel is buffered, so that an interrupt may be triggered only when a full scan of all channels is complete. Also, a pair of range registers can be set to detect and cause an interrupt if an input exceeds a minimum



and/or maximum value. This allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software. The SAR can also be connected, under firmware control, to most other GPIO pins via the Analog Multiplexer Bus (AMUXBUS). The SAR is not available in Deep Sleep and Hibernate modes as it requires a high -speed clock (up to 18 MHz). The SAR operating range is 1.71 to 3.6 V.

Temperature Sensor

An on-chip temperature sensor is part of the SAR and may be scanned by the SAR ADC. It consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor may be connected directly to the SAR ADC as one of the measurement channels. The ADC digitizes the temperature sensor's output and a Cypress-supplied software function may be used to convert the reading to temperature which includes calibration and linearization.

12-bit Digital-Analog Converter

There is a 12-bit voltage mode DAC on the chip, which can settle in less than 2 μ s. The DAC may be driven by the DMA controllers to generate user-defined waveforms. The DAC output from the chip can either be the resistive ladder output (highly linear near ground) or a buffered output using an opamp in the CTBm block.

Continuous Time Block mini (CTBm) with Two Opamps

This block consists of two opamps, which have their inputs and outputs connected to pins and other analog blocks, as Figure 6 shows. They have three power modes (high, medium, and low) and a comparator mode. The opamps can be used to buffer SAR inputs and DAC outputs. The non-inverting inputs of these opamps can be connected to either of two pins, thus allowing independent sensors to be used at different times. The pin selection can be made via firmware.

The opamps also support operation in system Deep Sleep mode, with lower performance and reduced power consumption.

Low-Power Comparators

Two low-power comparators are provided, which can operate in all power modes. This allows other analog system resources to be disabled while retaining the ability to monitor external voltage levels during system Deep Sleep and Hibernate modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.

Figure 6 shows an overview of the analog subsystem.




Figure 6. Analog Subsystem



Programmable Digital

Smart I/O

Smart I/O is a programmable logic fabric that enables Boolean operations on signals traveling from device internal resources to the GPIO pins or on signals traveling into the device from external sources. A Smart I/O block sits between the GPIO pins and the high-speed I/O matrix (HSIOM) and is dedicated to a single port.

There are two Smart I/O blocks: one on Port 8 and one on Port 9. When Smart I/O is not enabled, all signals on Port 8 and Port 9 bypass the Smart I/O hardware.

Smart I/O supports:

- System Deep Sleep operation
- Boolean operations without CPU intervention
- Asynchronous or synchronous (clocked) operation

Each Smart I/O block contains a data unit (DU) and eight lookup tables (LUTs).

The DU:

- Performs unique functions based on a selectable opcode.
- Can source input signals from internal resources, the GPIO port, or a value in the DU register.

Each LUT:

- Has three selectable input sources. The input signals may be sourced from another LUT, an internal resource, an external signal from a GPIO pin, or from the DU.
- Acts as a programmable Boolean logic table.
- Can be synchronous or asynchronous.

Universal Digital Blocks (UDBs) and Port Interfaces

This product line has 12 UDBs; the UDB array also provides a switched digital system interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control.

Fixed-Function Digital

Timer/Counter/Pulse-width Modulator (TCPWM) Block

- The TCPWM supports the following operational modes:
 - ☐ Timer-counter with compare
 - □ Timer-counter with capture
 - □ Quadrature decoding
 - □ Pulse width modulation (PWM)
 - □ Pseudo-random PWM
 - □ PWM with dead time
- Up, down, and up/down counting modes.
- Clock prescaling (division by 1, 2, 4, ... 64, 128)
- Double buffering of compare/capture and period values
- Underflow, overflow, and capture/compare output signals
- Supports interrupt on:
 - □ Terminal count Depends on the mode; typically occurs on overflow or underflow
 - ☐ Capture/compare The count is captured to the capture register or the counter value equals the value in the compare register

- Complementary output for PWMs
- Selectable start, reload, stop, count, and capture event signals for each TCPWM; with rising edge, falling edge, both edges, and level trigger options. The TCPWM has a Kill input to force outputs to a predetermined state.

In this device there are:

- Eight 32-bit TCPWMs
- Twenty-four 16-bit TCPWMs

Serial Communication Blocks (SCB)

This product line has 9 SCBs:

- Eight can implement either I²C, UART, or SPI.
- One SCB (SCB #8) can operate in system Deep Sleep mode with an external clock; this SCB can be either SPI slave or I²C slave.

I²C Mode: The SCB can implement a full multi-master and slave interface (it is capable of multimaster arbitration). This block can operate at speeds of up to 1 Mbps (Fast Mode Plus). It also supports EZI2C, which creates a mailbox address range and effectively reduces I²C communication to reading from and writing to an array in the memory. The SCB supports a 256-byte FIFO for receive and transmit.

The I²C peripheral is compatible with I²C standard-mode, Fast Mode, and Fast Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 8 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common Rx and Tx lines. Common UART functions such as parity error, break detect, and frame error are supported. A 256-byte FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block supports an EZSPI mode in which the data interchange is reduced to reading and writing an array in memory. The SPI interface operates with a 25-MHz clock.

USB Full-Speed Device Interface

PSoC 6 incorporates a full-speed USB device interface. The device can have up to eight endpoints. A 512-byte SRAM buffer is provided and DMA is supported.



QSPI Interface Serial Memory Interface (SMIF)

A serial memory interface is provided, running at up to 80 MHz. It supports single, dual, quad, dual-quad and octal SPI configurations, and supports up to four external memory devices. It supports two modes of operation:

- Memory-mapped I/O (MMIO), a command mode interface that provides data access via the SMIF registers and FIFOs
- Execute in Place (XIP), in which AHB reads and writes are directly translated to SPI read and write transfers.

In XIP mode, the external memory is mapped into the PSoC 6 MCU internal address space, enabling code execution directly from the external memory. To improve performance, a 4-KB cache is included. XIP mode also supports AES-128 on-the-fly encryption and decryption, enabling secure storage and access of code and data in the external memory.

LCD

This block drives LCD commons and segments; routing is available to most of the GPIOs. One to eight of the GPIOs must be used for commons, the rest can be used for segments.

The LCD block has two modes of operation: high speed (8 MHz) and low speed (32 kHz). Both modes operate in system LP and ULP modes. Low-speed mode operates with reduced contrast in system Deep Sleep mode - review the number of common and segment lines, viewing angle requirements, and prototype performance before using this mode.

GPIO

This product line has up to 100 GPIOs, which implement:

- Eight drive strength modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - □ Weak pull-up with strong pull-down
 - ☐ Strong pull-up with weak pull-down
 - □ Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - ☐ Strong pull-up with strong pull-down
 - □ Weak pull-up with weak pull-down
- Table 4. DRIVE SEL Values

- Input threshold select (CMOS or LVTTL)
- Hold mode for latching previous state (used for retaining the I/O state in system Hibernate mode)
- Selectable slew rates for dV/dt-related noise control to improve FMI

The pins are organized in logical entities called ports, which are up to 8 pins in width. Data output and pin state registers store, respectively, the values to be driven on the pins and the input states of the pins.

Every pin can generate an interrupt if enabled; each port has an interrupt request (IRQ) associated with it.

The port 1 pins are capable of overvoltage-tolerant (OVT) operation, where the input voltage may be higher than $V_{DDD}.$ OVT pins are commonly used with $I^2C,$ to allow powering the chip OFF while maintaining a physical connection to an operating I^2C bus without affecting its functionality.

GPIO pins can be ganged to source or sink higher values of current. GPIO pins, including OVT pins, may not be pulled up higher than the absolute maximum; see Electrical Specifications.

During power-on and reset, the pins are forced to the analog input drive mode, with input and output buffers disabled, so as not to crowbar any inputs and/or cause excess turn-on current.

A multiplexing network known as the high-speed I/O matrix (HSIOM) is used to multiplex between various peripheral and analog signals that may connect to an I/O pin.

Analog performance is affected by GPIO switching noise. In order to get the best analog performance, the following frequency and drive mode constraints must be applied. The DRIVE_SEL values (refer to Table 4) represent drive strengths (see the Architecture and Register TRMs for further detail).

Ports	Max Frequency	Drive Strength for V _{DDD} ≤ 2.7 V	Drive Strength for V _{DDD} > 2.7 V			
Ports 0, 1	Ports 0, 1 8 MHz		DRIVE_SEL 3			
Port 2	50 MHz	DRIVE_SEL 1	DRIVE_SEL 2			
Ports 3 to 10	16 MHz; 25 MHz for SPI	DRIVE_SEL 2	DRIVE_SEL 3			
Ports 11 to 13	80 MHz for SMIF (QSPI).	DRIVE_SEL 1	DRIVE_SEL 2			
Ports 9 and 10	Slow slew rate setting for TQFP Packages for ADC performance	No restrictions	No restrictions			

Document Number: 002-21414 Rev. *J Page 16 of 76



Special-Function Peripherals

Audio Subsystem

This subsystem consists of the following hardware blocks:

- One Inter-IC Sound (I²S) interface
- Two pulse-density modulation (PDM) to pulse-code modulation (PCM) decoder channels

The I²S interface implements two independent hardware FIFO buffers – TX and RX, which can operate in master or slave mode. The following features are supported:

- Multiple data formats I²S, left-justified, Time Division Multiplexed (TDM) mode A, and TDM mode B
- Programmable channel/word lengths 8/16/18/20/24/32 bits
- Internal/external clock operation. Up to 192 ksps
- Interrupt mask events trigger, not empty, full, overflow, underflow, watchdog
- Configurable FIFO trigger level with DMA support

The I²S interface is commonly used to connect with audio codecs, simple DACs, and digital microphones.

The PDM-to-PCM decoder implements a single hardware Rx FIFO that decodes a stereo or mono 1-bit PDM input stream to PCM data output. The following features are supported:

- Programmable data output word length 16/18/20/24 bits
- Programmable gain amplifier (PGA) for volume control from –12 dB to +10.5 dB in 1.5 dB steps
- Configurable PDM clock generation. Range from 384 kHz to 3.072 MHz
- Droop correction and configurable decimation rate for sampling; up to 48 ksps
- Programmable high-pass filter gain
- Interrupt mask events not empty, overflow, trigger, underflow
- Configurable FIFO trigger level with DMA support

The PDM-to-PCM decoder is commonly used to connect to digital PDM microphones. Up to two microphones can be connected to the same PDM Data line.

CapSense Subsystem

CapSense is supported in PSoC 6 MCU through a CapSense sigma-delta (CSD) hardware block. It is designed for high-sensitivity self-capacitance and mutual-capacitance measurements, and is specifically built for user interface solutions.

In addition to CapSense, the CSD hardware block supports three general-purpose functions. These are available when CapSense is not being used. Alternatively, two or more functions can be time-multiplexed in an application under firmware control. The four functions supported by the CSD hardware block are:

- CapSense
- 10-bit ADC
- Programmable current sources (IDAC)
- Comparator

CapSense

Capacitive touch sensors are designed for user interfaces that rely on human body capacitance to detect the presence of a finger on or near a sensor. Cypress CapSense solutions bring elegant, reliable, and simple capacitive touch sensing functions to applications including IoT, industrial, automotive, and home appliances.

The Cypress-proprietary CapSense technology offers the following features:

- Best-in-class signal-to-noise ratio (SNR) and robust sensing under harsh and noisy conditions
- Self-capacitance (CSD) and mutual-capacitance (CSX) sensing methods
- Support for various widgets, including buttons, matrix buttons, sliders, touchpads, and proximity sensors
- High-performance sensing across a variety of materials
- Best-in-class liquid tolerance
- SmartSense auto-tuning technology that helps avoid complex manual tuning processes
- Superior immunity against external noise
- Spread-spectrum clocks for low radiated emissions
- Gesture and built-in self-test libraries
- Ultra-low power consumption
- An integrated graphical CapSense tuner for real-time tuning, testing, and debugging

ADC

The CapSense subsystem slope ADC offers the following features:

- Selectable 8- or 10-bit resolution
- \blacksquare Selectable input range: GND to V_{REF} and GND to V_{DDA} on any GPIO input
- Measurement of V_{DDA} against an internal reference without the use of GPIO or external components

IDAC

The CSD block has two programmable current sources, which offer the following features:

- 7-bit resolution
- Sink and source current modes
- \blacksquare A current source programmable from 37.5 nA to 609 μA
- Two IDACs that can be used in parallel to form one 8-bit IDAC

Comparator

The CapSense subsystem comparator operates in the system Low Power and Ultra-Low Power modes. The inverting input is connected to an internal programmable reference voltage and the non-inverting input can be connected to any GPIO via the AMUXBUS.



CapSense Hardware Subsystem

Figure 7 shows the high-level hardware overview of the CapSense subsystem, which includes a delta sigma converter, internal clock dividers, a shield driver, and two programmable current sources.

The inputs are managed through analog multiplexed buses (AMUXBUS A/B). The input and output of all functions offered by the CSD block can be provided on any GPIO or on a group of GPIOs under software control, with the exception of the comparator output and external capacitors that use dedicated GPIOs.

Self-capacitance is supported by the CSD block using AMUXBUS A, an external modulator capacitor, and a GPIO for each sensor. There is a shield electrode (optional) for self-capacitance sensing. This is supported using AMUXBUS B and an optional external shield tank capacitor (to increase the drive capability of the shield driver) should this be required. Mutual-capacitance is supported by the CSD block using AMUXBUS A, two external integrated capacitors, and a GPIO for transmit and receive electrodes.

The ADC does not require an external component. Any GPIO that can be connected to AMUXBUS A can be an input to the ADC under software control. The ADC can accept V_{DDA} as an input without needing GPIOs (for applications such as battery voltage measurement).

The two programmable current sources (IDACs) in general-purpose mode can be connected to AMUXBUS A or B. They can therefore connect to any GPIO pin. The comparator resides in the delta-sigma converter. The comparator inverting input can be connected to the reference. Both comparator inputs can be connected to any GPIO using AMUXBUS B; see Figure 6. The reference has a direct connection to a dedicated GPIO; see Table 7.

The CSD block can operate in active and sleep CPU power modes, and seamlessly transition between system LP and ULP modes. It can be powered down in system Deep Sleep and Hibernate modes. Upon wakeup from Hibernate mode, the CSD block requires re-initialization. However, operation can be resumed without re-initialization upon exit from Deep Sleep mode, under firmware control.




Figure 7. CapSense Hardware Subsystem



Figure 8 shows the high-level software overview. Cypress provides a middleware library for each function to enable quick integration. User applications interact only with middleware to implement functions of the CSD block. The middleware interacts with underlying drivers to access hardware as necessary. The CSD driver facilitates time-multiplexing of the CSD hardware if more than one piece of CSD-related middleware is present in a project. It prevents access conflicts in this case.

CapSense middleware has configurator software to enable fast configuration and incorporating it into middleware. It also has a tuner for performance evaluation and real-time tuning of the system. Both can be launched from the ModusToolbox IDE or in standalone mode. The tuner requires the EZI2C communication interface in the application to enable real-time tuning capability. The tuner can update configuration parameters directly in the device as well as in the configurator.

CapSense and ADC middleware use the CSD interrupt to implement non-blocking sensing and A-to-D conversion. Therefore, interrupt service routines are a defined part of the middleware, which must be initialized by the application. Middleware and drivers can operate on either CPU. Cypress recommends using the middleware only in one CPU. If both CPUs must access the CSD driver, memory access should be managed in the application.

Refer to AN85951: PSoC 4 and PSoC 6 MCU CapSense Design Guide for more details on CSX sensing, CSD sensing, shield electrode usage and its benefits, and capacitive system design guidelines. Refer to the middleware API reference guide available in the PSoC 6 SDK for more detail on middleware.




Figure 8. CapSense Software/Firmware Subsystem

Document Number: 002-21414 Rev. *J Page 19 of 76



Pinouts

Note: The CY8C61x6/CY8C61x7 datasheet web page contains a spreadsheet with a consolidated list of pinouts and pin alternate functions with HSIOM mapping.

GPIO ports are powered by V_{DDx} pins as follows:

- P0: V_{BACKUP}
- P1: V_{DDD}. Port 1 pins are overvoltage tolerant (OVT).
- P2, P3, P4: V_{DDIO2}
- P5, P6, P7, P8: V_{DDIO1}
- P9, P10: V_{DDIOA}, V_{DDA} (V_{DDIOA}, when present, and V_{DDA} must be connected together on the PCB)
- P11, P12, P13: V_{DDIO0}
- P14: V_{DDUSB}

Table 5. Packages and Pin Information

Pin	Packages						
FIII	124-BGA	80-WLCSP					
V _{DDD}	A1	B11					
V _{CCD}	A2	A10					
V_{DDA}	A12	F1					
V _{DDIOA}	A13	-					
V _{DDIO0}	C4	A6					
V _{DDIO1}	K12	M1					
V _{DDIO2}	L4	-					
V _{BACKUP}	D1	D11					
V _{DDUSB}	M1	P11					
V _{SS}	B12, C3, D4, D10, K4, K10	A8, D1, P5, R8					
V_{DD_NS}	J1	K11					
V _{IND1}	J2	L10					
V _{IND2}	K2	M11					
V _{BUCK1}	K3	N10					
V_{RF}	K1	-					
XRES	F1	G10					
V_{REF}	B13	-					
P0.0	E3	C10					
P0.1	E2	D9					
P0.2	E1	E10					
P0.3	F3	F9					
P0.4	F2	G8					
P0.5	G3	F11					
P1.0	G2	H11					
P1.1	G1	H9					
P1.2	H3	-					
P1.3	H2	-					
P1.4	H1	K9					
P1.5	J3	J10					
P2.0	M2	-					

Pin	Packages						
FIII	124-BGA	80-WLCSP					
P2.1	N2	-					
P2.2	L3	-					
P2.3	M3	-					
P2.4	N3	-					
P2.5	N1	-					
P2.6	M4	-					
P2.7	N4	-					
P3.0	L5	-					
P3.1	M5	-					
P3.2	N5	-					
P3.3	L6	-					
P3.4	M6	-					
P3.5	N6	-					
P4.0	L7	-					
P4.1	M7	-					
P5.0	N7	M9					
P5.1	L8	N8					
P5.2	M8	R6					
P5.3	N8	P7					
P5.4	L9	L8					
P5.5	M9	M7					
P5.6	N9	R4					
P5.7	N10	N6					
P6.0	M10	J8					
P6.1	L10	K7					
P6.2	L11	L6					
P6.3	M11	R2					
P6.4	N11	P3					
P6.5	M12	N4					
P6.6	N12	M5					

Document Number: 002-21414 Rev. *J Page 20 of 76



Table 5. Packages and Pin Information (continued)

Pin	Packages						
	124-BGA	80-WLCSP					
P6.7	M13	J6					
P7.0	L13	N2					
P7.1	L12	M3					
P7.2	K13	L4					
P7.3	N13	K5					
P7.4	K11	-					
P7.5	J13	-					
P7.6	J12	-					
P7.7	J11	L2					
P8.0	H13	H3					
P8.1	H12	K1					
P8.2	H11	K3					
P8.3	G13	J4					
P8.4	G12	J2					
P8.5	G11	-					
P8.6	F13	-					
P8.7	F12	-					
P9.0	E11	H1					
P9.1	E12	G2					
P9.2	E13	E2					
P9.3	F11	C2					
P9.4	D13	F3					
P9.5	D12	-					
P9.6	D11	-					
P9.7	C13	A2					
P10.0	C12	G4					
P10.1	A11	H5					
P10.2	B11	-					
P10.3	C11	-					
P10.4	A10	В3					

Pin	Paci	kages
PIII	124-BGA	80-WLCSP
P10.5	B10	D3
P10.6	C10	-
P10.7	A9	-
P11.0	В9	E4
P11.1	C9	F5
P11.2	A8	G6
P11.3	B8	A4
P11.4	C8	C4
P11.5	A7	B5
P11.6	B7	D5
P11.7	C7	C6
P12.0	A6	B7
P12.1	В6	D7
P12.2	C6	C8
P12.3	A5	B9
P12.4	B5	E6
P12.5	C5	E8
P12.6	A4	F7
P12.7	B4	H7
P13.0	B1	-
P13.1	A3	-
P13.2	B3	-
P13.3	B2	-
P13.4	C2	-
P13.5	C1	-
P13.6	D3	-
P13.7	D2	-
P14.0 / USBDP	L2	R10
P14.1 / USBDM	L1	P9



Each Port Pin has multiple alternate functions. These are defined in Table 6.

Table 6. Multiple Alternate Functions^[1]

Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P0.0	tcpwm[0].l ine[0]:0	tcpwm[1].line [0]:0		srss.ext _clk:0				scb[0].spi _select1:0			peri.tr_io_i nput[0]:0						
P0.1	tcpwm[0].l ine_comp l[0]:0	tcpwm[1].line _compl[0]:0						scb[0].spi _select2:0			peri.tr_io_i nput[1]:0					cpuss.swj_ trstn	
P0.2	tcpwm[0].l ine[1]:0	tcpwm[1].line [1]:0				scb[0].ua rt_rx:0	scb[0].i2 c_scl:0	scb[0].spi _mosi:0									
P0.3	tcpwm[0].l ine_comp I[1]:0	tcpwm[1].line _compl[1]:0				scb[0].ua rt_tx:0	scb[0].i2 c_sda:0	scb[0].spi _miso:0									
P0.4	tcpwm[0].l ine[2]:0	tcpwm[1].line [2]:0				scb[0].ua rt_rts:0		scb[0].spi _clk:0				peri.tr_io_ output[0]:2					
P0.5	tcpwm[0].l ine_comp l[2]:0	tcpwm[1].line _compl[2]:0		srss.ext _clk:1		scb[0].ua rt_cts:0		scb[0].spi _select0:0				peri.tr_io_ output[1]:2					
P1.0	tcpwm[0].l ine[3]:0	tcpwm[1].line [3]:0				scb[7].ua rt_rx:0	scb[7].i2 c_scl:0	scb[7].spi _mosi:0			peri.tr_io_i nput[2]:0						
P1.1	tcpwm[0].l ine_comp l[3]:0	tcpwm[1].line _compl[3]:0				scb[7].ua rt_tx:0	scb[7].i2 c_sda:0	scb[7].spi _miso:0			peri.tr_io_i nput[3]:0						
P1.2	tcpwm[0].l ine[4]:4	tcpwm[1].line [12]:1				scb[7].ua rt_rts:0		scb[7].spi _clk:0									
P1.3	tcpwm[0].l ine_comp l[4]:4	tcpwm[1].line _compl[12]:1				scb[7].ua rt_cts:0		scb[7].spi _select0:0									
P1.4	tcpwm[0].l ine[5]:4	tcpwm[1].line [13]:1						scb[7].spi _select1:0									
P1.5	tcpwm[0].l ine_comp l[5]:4	tcpwm[1].line _compl[14]:1						scb[7].spi _select2:0									
P2.0	tcpwm[0]. line[6]:4	tcpwm[1].line [15]:1				scb[1].ua rt_rx:0	scb[1].i2 c_scl:0	scb[1].spi _mosi:0			peri.tr_io_i n put[4]:0				bless.mxd_dps- lp_ret_switch_h v		
P2.1	tcpwm[0].l inecom pl[tcpwm[1].line _compl[15]:1				scb[1].ua rt_tx:0	scb[1].i2 c_sda:0	scb[1].spi _miso:0			peri.tr_io_i nput[5]:0	_			bless.mxd_dps- lp_ret_ldo_ol_h v		

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.



Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P2.2	tcpwm[0].l ine[7]:4	tcpwm[1].line [16]:1				scb[1].ua rt_rts:0		scb[1].spi _clk:0							bless.mxd_d- pslpbuck_en		
P2.3	tcpwm[0].l inecom pl[7]:4	tcpwm[1].line _compl[16]:1				scb[1].ua rt_cts:0		scb[1].spi _select0:0							bless.mxd_dps- lp_reset_n		
P2.4	tcpwm[0].l ine[0]:5	tcpwm[1].line [17]:1						scb[1].spi _select1:0							bless.mxd_d- pslpclk_en		
P2.5	tcpwm[0].l inecom pl[0]:5	tcpwm[1].line _compl[17]:1						scb[1].spi _select2:0							bless.mxd_dps- lp_isolate_n		
P2.6	tcpwm[0].l ine[1]:5	tcpwm[1].line [18]:1						scb[1].spi _select3:0							bless.mxd_dps- lp_act_ldo_en		
P2.7	tcpwm[0].l inecom pl[1]:5	tcpwm[1].line _compl[18]:1													bless.mxd_dps- lp_xtal_en		
P3.0	tcpwm[0]. line[2]:5	tcpwm[1].line [19]:1				scb[2].ua rt_rx:1	scb[2].i2 c_scl:1	scb[2].spi _mosi:1			peri.tr_io_i nput[6]:0				bless.mxd_dps- lp_dig_ldo_en		
P3.1	tcpwm[0]. line compl[2]:	tcpwm[1].line _compl[19]:1				scb[2].ua rt_tx:1	scb[2].i2 c_sda:1	scb[2].spi _miso:1			peri.tr_io_i nput[7]:0		bless.mxd_act _dbus_rx_en				
P3.2	tcpwm[0]. line[3]:5	tcpwm[1].line [20]:1				scb[2].ua rt_rts:1		scb[2].spi _clk:1					bless.mxd_act _dbus_tx_en				
P3.3	tcpwm[0]. line compl[3]: 5	tcpwm[1].line _compl[20]:1				scb[2].ua rt_cts:1		scb[2].spi _select0:1					bless.mxd_act _bpktctl				
P3.4	tcpwm[0]. line[4]:5	tcpwm[1].line [21]:1						scb[2].spi _select1:1					bless.mxd_act _txd_rxd				
P3.5	tcpwm[0]. line compl[4]: 5	tcpwm[1].line _compl[21]:1						scb[2].spi _select2:1					bless.mxd_d- pslp_rcb_data				
P4.0	tcpwm[0]. line[5]:5	tcpwm[1].line [22]:1				scb[7].ua rt_rx:1	scb[7].i2 c_scl:1	scb[7].spi _mosi:1			peri.tr_io_i nput[8]:0		bless.mxd_d- pslp_rcb_clk				
P4.1	tcpwm[0]. line compl[5]: 5	tcpwm[1].line _compl[22]:1				scb[7].ua rt_tx:1	scb[7].i2 c_sda:1	scb[7].spi _miso:1			peri.tr_io_i nput[9]:0		bless.mxd_d- pslp_rcb_le				
P5.0	tcpwm[0]. line[4]:0	tcpwm[1].line [4]:0				scb[5].ua rt_rx:0	scb[5].i2 c_scl:0	scb[5].spi _mosi:0		audioss.clk _i2s_if	peri.tr_io_i nput[10]:0						

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.



Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P5.1	tcpwm[0]. line compl[4]: 0	tcpwm[1].line _compl[4]:0				scb[5].ua rt_tx:0	scb[5].i2 c_sda:0	scb[5].spi _miso:0		audioss.tx _sck	peri.tr_io_i nput[11]:0						
P5.2	tcpwm[0]. line[5]:0	tcpwm[1].line [5]:0				scb[5].ua rt_rts:0		scb[5].spi _clk:0		audioss.tx _ws							
P5.3	tcpwm[0]. line compl[5]: 0	tcpwm[1].line _compl[5]:0				scb[5].ua rt_cts:0		scb[5].spi _select0:0		audioss.tx _sdo							
P5.4	tcpwm[0]. line[6]:0	tcpwm[1].line [6]:0						scb[5].spi _select1:0		audioss.rx _sck							
P5.5	tcpwm[0]. line - compl[6]: 0	tcpwm[1].line _compl[6]:0						scb[5].spi _select2:0		audioss.rx _ws							
P5.6	tcpwm[0]. line[7]:0	tcpwm[1].line [7]:0						scb[5].spi _select3:0		audioss.rx _sdi							
P5.7	tcpwm[0]. line compl[7]: 0	tcpwm[1].line _compl[7]:0						scb[3].spi _select3:0									
P6.0	tcpwm[0]. line[0]:1	tcpwm[1].line [8]:0	scb[8].i2 c_scl:0			scb[3].ua rt_rx:0	scb[3].i2 c_scl:0	scb[3].spi _mosi:0				cpuss.fault _out[0]					scb[8].spi _mosi:0
P6.1	tcpwm[0]. line compl[0]: 1	tcpwm[1].line _compl[8]:0	scb[8].i2 c_sda:0			scb[3].ua rt_tx:0	scb[3].i2 c_sda:0	scb[3].spi _miso:0				cpuss.fault _out[1]					scb[8].spi _miso:0
P6.2	tcpwm[0]. line[1]:1	tcpwm[1].line [9]:0				scb[3].ua rt_rts:0		scb[3].spi _clk:0									scb[8].spi _clk:0
P6.3	tcpwm[0]. line compl[1]: 1	tcpwm[1].line _compl[9]:0				scb[3].ua rt_cts:0		scb[3].spi _select0:0									scb[8].spi _select0:0
P6.4	tcpwm[0]. line[2]:1	tcpwm[1].line [10]:0	scb[8].i2 c_scl:1			scb[6].ua rt_rx:2	scb[6].i2 c_scl:2	scb[6].spi _mosi:2			peri.tr_io_i nput[12]:0	peri.tr_io_ output[0]:1				cpuss.swj_ swo_tdo	scb[8].spi _mosi:1
P6.5	tcpwm[0]. line compl[2]:	tcpwm[1].line _compl[10]:0	scb[8].i2 c_sda:1			scb[6].ua rt_tx:2	scb[6].i2 c_sda:2	scb[6].spi _miso:2			peri.tr_io_i nput[13]:0	peri.tr_io_ output[1]:1				cpuss.swj_ swdoe_tdi	scb[8].spi _miso:1
P6.6	tcpwm[0].l ine[3]:1	tcpwm[1].line [11]:0				scb[6].ua rt_rts:2		scb[6].spi _clk:2								cpuss.swj_ swdio_tms	scb[8].spi _clk:1

Note

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.



Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P6.7	tcpwm[0].l ine_comp l[3]:1	tcpwm[1].line _compl[11]:0				scb[6].ua rt_cts:2		scb[6].spi _select0:2								cpuss.swj_ swclk_tclk	scb[8].spi _select0:1
P7.0	tcpwm[0].l ine[4]:1	tcpwm[1].line [12]:0				scb[4].ua rt_rx:1	scb[4].i2 c_scl:1	scb[4].spi _mosi:1			peri.tr_io_i nput[14]:0		cpuss.trace clock				
P7.1	tcpwm[0].l ine_comp l[4]:1	tcpwm[1].line _compl[12]:0				scb[4].ua rt_tx:1	scb[4].i2 c_sda:1	scb[4].spi _miso:1			peri.tr_io_i nput[15]:0						
P7.2	tcpwm[0].l ine[5]:1	tcpwm[1].line [13]:0				scb[4].ua rt_rts:1		scb[4].spi _clk:1									
P7.3	tcpwm[0].l ine_comp l[5]:1	tcpwm[1].line _compl[13]:0				scb[4].ua rt_cts:1		scb[4].spi _select0:1									
P7.4	tcpwm[0].l ine[6]:1	tcpwm[1].line [14]:0						scb[4].spi _select1:1					bless.ext_l- na_rx_ctl_out	cpuss.trac e_data[3]:2			
P7.5	tcpwm[0].l ine_comp l[6]:1	tcpwm[1].line _compl[14]:0						scb[4].spi _select2:1					bless.ext_pa_t x_ctl_out	cpuss.trac e_data[2]:2			
P7.6	tcpwm[0].l ine[7]:1	tcpwm[1].line [15]:0						scb[4].spi _select3:1					bless.ext_pa_l- na_chip_en_ou t	cpuss.trac e_data[1]:2			
P7.7	tcpwm[0].l ine_comp I[7]:1	tcpwm[1].line _compl[15]:0						scb[3].spi _select1:0	cpuss.clk_ fm_pump					cpuss.trac e_data[0]:2			
P8.0	tcpwm[0].l ine[0]:2	tcpwm[1].line [16]:0				scb[4].ua rt_rx:0	scb[4].i2 c_scl:0	scb[4].spi _mosi:0			peri.tr_io_i nput[16]:0						
P8.1	tcpwm[0].l ine_comp I[0]:2	tcpwm[1].line _compl[16]:0				scb[4].ua rt_tx:0	scb[4].i2 c_sda:0	scb[4].spi _miso:0			peri.tr_io_i nput[17]:0						
P8.2	tcpwm[0].l ine[1]:2	tcpwm[1].line [17]:0				scb[4].ua rt_rts:0		scb[4].spi _clk:0									
P8.3	tcpwm[0].l ine_comp l[1]:2	tcpwm[1].line _compl[17]:0				scb[4].ua rt_cts:0		scb[4].spi _select0:0									
P8.4	tcpwm[0].l ine[2]:2	tcpwm[1].line [18]:0						scb[4].spi _select1:0									
P8.5	tcpwm[0].l ine_comp l[2]:2	tcpwm[1].line _compl[18]:0						scb[4].spi _select2:0									
P8.6	tcpwm[0].l ine[3]:2	tcpwm[1].line [19]:0						scb[4].spi _select3:0									

Note

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y. IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates

copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.



Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P8.7	tcpwm[0].l ine_comp l[3]:2	tcpwm[1].line _compl[19]:0						scb[3].spi _select2:0									
P9.0	tcpwm[0].l ine[4]:2	tcpwm[1].line [20]:0				scb[2].ua rt_rx:0	scb[2].i2 c_scl:0	scb[2].spi _mosi:0			peri.tr_io_i nput[18]:0			cpuss.trac e_data[3]:0			
P9.1	tcpwm[0].l ine_comp I[4]:2	tcpwm[1].line _compl[20]:0				scb[2].ua rt_tx:0	scb[2].i2 c_sda:0	scb[2].spi _miso:0			peri.tr_io_i nput[19]:0			cpuss.trac e_data[2]:0			
P9.2	tcpwm[0].l ine[5]:2	tcpwm[1].line [21]:0				scb[2].ua rt_rts:0		scb[2].spi _clk:0		pass.dsi_ct b_cmp0:1				cpuss.trac e_data[1]:0			
P9.3	tcpwm[0].l ine_comp I[5]:2	tcpwm[1].line _compl[21]:0				scb[2].ua rt_cts:0		scb[2].spi _select0:0		pass.dsi_ct b_cmp1:1				cpuss.trac e_data[0]:0			
P9.4	tcpwm[0].l ine[7]:5	tcpwm[1].line [0]:2						scb[2].spi _select1:0									
P9.5	tcpwm[0].l ine_comp I[7]:5	tcpwm[1].line _compl[0]:2						scb[2].spi _select2:0									
P9.6	tcpwm[0].l ine[0]:6	tcpwm[1].line [1]:2						scb[2].spi _select3:0									
P9.7	tcpwm[0].l ine_comp I[0]:6	tcpwm[1].line _compl[1]:2															
P10.0	tcpwm[0].l ine[6]:2	tcpwm[1].line [22]:0				scb[1].ua rt_rx:1	scb[1].i2 c_scl:1	scb[1].spi _mosi:1			peri.tr_io_i nput[20]:0			cpuss.trac e_data[3]:1			
P10.1	tcpwm[0].l ine_comp l[6]:2	tcpwm[1].line _compl[22]:0				scb[1].ua rt_tx:1	scb[1].i2 c_sda:1	scb[1].spi _miso:1			peri.tr_io_i nput[21]:0			cpuss.trac e_data[2]:1			
P10.2	tcpwm[0].l ine[7]:2	tcpwm[1].line [23]:0				scb[1].ua rt_rts:1		scb[1].spi _clk:1						cpuss.trac e_data[1]:1			
P10.3	tcpwm[0].l ine_comp I[7]:2	tcpwm[1].line _compl[23]:0				scb[1].ua rt_cts:1		scb[1].spi _select0:1						cpuss.trac e_data[0]:1			
P10.4	tcpwm[0].l ine[0]:3	tcpwm[1].line [0]:1						scb[1].spi _select1:1	audioss.p dm_clk								
P10.5	tcpwm[0].l ine_comp I[0]:3	tcpwm[1].line _compl[0]:1						scb[1].spi _select2:1	audioss.p dm_data								
P10.6	tcpwm[0].l ine[1]:6	tcpwm[1].line [2]:2						scb[1].spi _select3:1									

Document Number: 002-21414 Rev. *J Page 26 of 76

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.



Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P10.7	tcpwm[0].l ine_comp l[1]:6	tcpwm[1].line _compl[2]:2															
P11.0	tcpwm[0].l ine[1]:3	tcpwm[1].line [1]:1			smif.spi_ select2	scb[5].ua rt_rx:1	scb[5].i2 c_scl:1	scb[5].spi _mosi:1			peri.tr_io_i nput[22]:0						
P11.1	tcpwm[0].l ine_comp I[1]:3	tcpwm[1].line _compl[1]:1			smif.spi_ select1	scb[5].ua rt_tx:1	scb[5].i2 c_sda:1	scb[5].spi _miso:1			peri.tr_io_i nput[23]:0						
P11.2	tcpwm[0].l ine[2]:3	tcpwm[1].line [2]:1			smif.spi_ select0	scb[5].ua rt_rts:1		scb[5].spi _clk:1									
P11.3	tcpwm[0].l ine_comp l[2]:3	tcpwm[1].line _compl[2]:1			smif.spi_ data3	scb[5].ua rt_cts:1		scb[5].spi _select0:1				peri.tr_io_ output[0]:0					
P11.4	tcpwm[0].l ine[3]:3	tcpwm[1].line [3]:1			smif.spi_ data2			scb[5].spi _select1:1				peri.tr_io_ output[1]:0					
P11.5	tcpwm[0].l ine_comp l[3]:3	tcpwm[1].line _compl[3]:1			smif.spi_ data1			scb[5].spi _select2:1									
P11.6					smif.spi_ data0			scb[5].spi _select3:1									
P11.7					smif.spi_ clk												
P12.0	tcpwm[0].l ine[4]:3	tcpwm[1].line [4]:1			smif.spi_ data4	scb[6].ua rt_rx:0	scb[6].i2 c_scl:0	scb[6].spi _mosi:0			peri.tr_io_i nput[24]:0						
P12.1	tcpwm[0].l ine_comp l[4]:3	tcpwm[1].line _compl[4]:1			smif.spi_ data5	scb[6].ua rt_tx:0	scb[6].i2 c_sda:0	scb[6].spi _miso:0			peri.tr_io_i nput[25]:0						
P12.2	tcpwm[0].l ine[5]:3	tcpwm[1].line [5]:1			smif.spi_ data6	scb[6].ua rt_rts:0		scb[6].spi _clk:0									
P12.3	tcpwm[0].l ine_comp l[5]:3	tcpwm[1].line _compl[5]:1			smif.spi_ data7	scb[6].ua rt_cts:0		scb[6].spi _select0:0									
P12.4	tcpwm[0].l ine[6]:3	tcpwm[1].line [6]:1			smif.spi_ select3			scb[6].spi _select1:0	audioss.p dm_clk								
P12.5	tcpwm[0].l ine_comp l[6]:3	tcpwm[1].line _compl[6]:1						scb[6].spi _select2:0	audioss.p dm_data								
P12.6	tcpwm[0].l ine[7]:3	tcpwm[1].line [7]:1						scb[6].spi _select3:0									

Note

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.



Port/ Pin	ACT #0	ACT #1	DS #2	ACT #4	ACT #5	ACT #6	ACT #7	ACT #8	ACT #9	ACT #10	ACT #12	ACT #13	ACT #14	ACT #15	DS #4	DS #5	DS #6
P12.7	tcpwm[0].l ine_comp I[7]:3	tcpwm[1].line _compl[7]:1															
P13.0	tcpwm[0].l ine[0]:4	tcpwm[1].line [8]:1				scb[6].ua rt_rx:1	scb[6].i2 c_scl:1	scb[6].spi _mosi:1			peri.tr_io_i nput[26]:0						
P13.1	tcpwm[0].l ine_comp l[0]:4	tcpwm[1].line _compl[8]:1				scb[6].ua rt_tx:1	scb[6].i2 c_sda:1	scb[6].spi _miso:1			peri.tr_io_i nput[27]:0						
P13.2	tcpwm[0].l ine[1]:4	tcpwm[1].line [9]:1				scb[6].ua rt_rts:1		scb[6].spi _clk:1									
P13.3	tcpwm[0].l ine_comp l[1]:4	tcpwm[1].line _compl[9]:1				scb[6].ua rt_cts:1		scb[6].spi _select0:1									
P13.4	tcpwm[0].l ine[2]:4	tcpwm[1].line [10]:1						scb[6].spi _select1:1									
P13.5	tcpwm[0].l ine_comp l[2]:4	tcpwm[1].line _compl[10]:1						scb[6].spi _select2:1									
P13.6	tcpwm[0].l ine[3]:4	tcpwm[1].line [11]:1						scb[6].spi _select3:1									
P13.7	tcpwm[0].l ine_comp I[3]:4	tcpwm[1].line _compl[11]:1															

Note

^{1.} The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize utilization of on-chip resources.



Analog, Smart I/O, and DSI alternate Port Pin functionality is provided in Table 7.

Table 7. Port Pin Analog, Smart I/O, and DSI Functions

Port/Pin	Name	Analog	Digital HV	DSI	SMARTIO	USB
P0.0	P0.0	wco_in		dsi[0].port_if[0]		
P0.1	P0.1	wco_out		dsi[0].port_if[1]		
P0.2	P0.2			dsi[0].port_if[2]		
P0.3	P0.3			dsi[0].port_if[3]		
P0.4	P0.4		pmic_wakeup_in hibernate_wakeup[1]	dsi[0].port_if[4]		
P0.5	P0.5		pmic_wakeup_out	dsi[0].port_if[5]		
P1.0	P1.0			dsi[1].port_if[0]		
P1.1	P1.1			dsi[1].port_if[1]		
P1.2	P1.2			dsi[1].port_if[2]		
P1.3	P1.3			dsi[1].port_if[3]		
P1.4	P1.4		hibernate_wakeup[0]	dsi[1].port_if[4]		
P1.5	P1.5			dsi[1].port_if[5]		
P14.0	USBDP					usb.usb_dp_pad
P14.1	USBDM					usb.usb_dm_pad
P2.0	P2.0			dsi[2].port_if[0]		
P2.1	P2.1			dsi[2].port_if[1]		
P2.2	P2.2			dsi[2].port_if[2]		
P2.3	P2.3			dsi[2].port_if[3]		
P2.4	P2.4			dsi[2].port_if[4]		
P2.5	P2.5			dsi[2].port_if[5]		
P2.6	P2.6			dsi[2].port_if[6]		
P2.7	P2.7			dsi[2].port_if[7]		
P3.0	P3.0					
P3.1	P3.1					
P3.2	P3.2					
P3.3	P3.3					
P3.4	P3.4					
P3.5	P3.5					
P4.0	P4.0			dsi[0].port_if[6]		
P4.1	P4.1			dsi[0].port_if[7]		
P4.2	P4.2			dsi[1].port_if[6]		
P4.3	P4.3			dsi[1].port_if[7]		
P5.0	P5.0			dsi[3].port_if[0]		
P5.1	P5.1			dsi[3].port_if[1]		
P5.2	P5.2			dsi[3].port_if[2]		
P5.3	P5.3			dsi[3].port_if[3]		
P5.4	P5.4			dsi[3].port_if[4]		
P5.5	P5.5			dsi[3].port_if[5]		
P5.6	P5.6	lpcomp.inp_comp0		dsi[3].port_if[6]		
P5.7	P5.7	lpcomp.inn_comp0		dsi[3].port_if[7]		
P6.0	P6.0			dsi[4].port_if[0]		

Document Number: 002-21414 Rev. *J



Table 7. Port Pin Analog, Smart I/O, and DSI Functions (continued)

Port/Pin	Name	Analog	Digital HV	DSI	SMARTIO	USB
P6.1	P6.1			dsi[4].port_if[1]		
P6.2	P6.2	lpcomp.inp_comp1		dsi[4].port_if[2]		
P6.3	P6.3	lpcomp.inn_comp1		dsi[4].port_if[3]		
P6.4	P6.4			dsi[4].port_if[4]		
P6.5	P6.5			dsi[4].port_if[5]		
P6.6	P6.6		swd_data	dsi[4].port_if[6]		
P6.7	P6.7		swd_clk	dsi[4].port_if[7]		
P7.0	P7.0			dsi[5].port_if[0]		
P7.1	P7.1	csd.cmodpadd csd.cmodpads		dsi[5].port_if[1]		
P7.2	P7.2	csd.csh_tankpadd csd.csh_tankpads		dsi[5].port_if[2]		
P7.3	P7.3	csd.vref_ext		dsi[5].port_if[3]		
P7.4	P7.4	_		dsi[5].port_if[4]		
P7.5	P7.5			dsi[5].port_if[5]		
P7.6	P7.6			dsi[5].port_if[6]		
P7.7	P7.7	csd.cshieldpads		dsi[5].port_if[7]		
P8.0	P8.0			dsi[11].port_if[0]	smartio[8].io[0]	
P8.1	P8.1			dsi[11].port_if[1]	smartio[8].io[1]	
P8.2	P8.2			dsi[11].port_if[2]	smartio[8].io[2]	
P8.3	P8.3			dsi[11].port_if[3]	smartio[8].io[3]	
P8.4	P8.4			dsi[11].port_if[4]	smartio[8].io[4]	
P8.5	P8.5			dsi[11].port_if[5]	smartio[8].io[5]	
P8.6	P8.6			dsi[11].port_if[6]	smartio[8].io[6]	
P8.7	P8.7			dsi[11].port_if[7]	smartio[8].io[7]	
P9.0	P9.0	ctb_oa0+		dsi[10].port_if[0]	smartio[9].io[0]	
P9.1	P9.1	ctb_oa0-		dsi[10].port_if[1]	smartio[9].io[1]	
P9.2	P9.2	ctb_oa0_out		dsi[10].port_if[2]	smartio[9].io[2]	
P9.3	P9.3	ctb_oa1_out		dsi[10].port_if[3]	smartio[9].io[3]	
P9.4	P9.4	ctb_oa1-		dsi[10].port_if[4]	smartio[9].io[4]	
P9.5	P9.5	ctb_oa1+		dsi[10].port_if[5]	smartio[9].io[5]	
P9.6	P9.6	ctb_oa0+		dsi[10].port_if[6]	smartio[9].io[6]	
P9.7	P9.7	ctb_oa1+ or ext_vref		dsi[10].port_if[7]	smartio[9].io[7]	
P10.0	P10.0	sarmux[0]		dsi[9].port_if[0]		
P10.1	P10.1	sarmux[1]		dsi[9].port_if[1]		
P10.2	P10.2	sarmux[2]		dsi[9].port_if[2]		
P10.3	P10.3	sarmux[3]		dsi[9].port_if[3]		
P10.4	P10.4	sarmux[4]		dsi[9].port_if[4]		
P10.5	P10.5	sarmux[5]		dsi[9].port_if[5]		
P10.6	P10.6	sarmux[6]		dsi[9].port_if[6]		
P10.7	P10.7	sarmux[7]		dsi[9].port_if[7]		

Document Number: 002-21414 Rev. *J



Table 7. Port Pin Analog, Smart I/O, and DSI Functions (continued)

Port/Pin	Name	Analog	Digital HV	DSI	SMARTIO	USB
P11.0	P11.0			dsi[8].port_if[0]		
P11.1	P11.1			dsi[8].port_if[1]		
P11.2	P11.2			dsi[8].port_if[2]		
P11.3	P11.3			dsi[8].port_if[3]		
P11.4	P11.4			dsi[8].port_if[4]		
P11.5	P11.5			dsi[8].port_if[5]		
P11.6	P11.6			dsi[8].port_if[6]		
P11.7	P11.7			dsi[8].port_if[7]		
P12.0	P12.0			dsi[7].port_if[0]		
P12.1	P12.1			dsi[7].port_if[1]		
P12.2	P12.2			dsi[7].port_if[2]		
P12.3	P12.3			dsi[7].port_if[3]		
P12.4	P12.4			dsi[7].port_if[4]		
P12.5	P12.5			dsi[7].port_if[5]		
P12.6	P12.6	eco_in		dsi[7].port_if[6]		
P12.7	P12.7	eco_out		dsi[7].port_if[7]		
P13.0	P13.0			dsi[6].port_if[0]		
P13.1	P13.1			dsi[6].port_if[1]		
P13.2	P13.2			dsi[6].port_if[2]		
P13.3	P13.3			dsi[6].port_if[3]		
P13.4	P13.4			dsi[6].port_if[4]		
P13.5	P13.5			dsi[6].port_if[5]		
P13.6	P13.6			dsi[6].port_if[6]		
P13.7	P13.7			dsi[6].port_if[7]		



Power Supply Considerations

The following power system diagrams show typical connections for power pins for all supported packages, and with and without usage of the buck regulator.

In these diagrams, the package pin is shown with the pin name, for example " V_{DDA} , A12". For V_{DDx} pins, the I/O port that is powered by that pin is also shown, for example " V_{DDD} , A1; I/O port P1".




Figure 9. 124-BGA Power Connection Diagram






Figure 10. 124-BGA (No Buck) Power Connection Diagram







Figure 11. 80-WLCSP Power Connection Diagram

Figure 12. 80-WLCSP (No Buck) Power Connection Diagram




There are as many as eight V_{DDx} supply pins, depending on the

package, and multiple $V_{\mbox{\footnotesize SS}}$ ground pins. The power pins are:



- V_{DDD}: the main digital supply. It powers the low dropout (LDO) regulators and I/O port 1
- V_{CCD}: the main LDO output. It requires a 4.7-µF capacitor for regulation. The LDO can be turned off when V_{CCD} is driven from the switching regulator (see V_{BUCK1} below). For more information, see the power system block diagram in the device technical reference manual (TRM).
- V_{DDA}: the supply for the analog peripherals. It is also the supply for I/O ports 9 and 10 when V_{DDIOA} is not present.
- V_{DDIOA}: the supply for I/O ports 9 and 10. If it is present in the device package, it must be connected to V_{DDA}.
- V_{DDIO0}: the supply for I/O ports 11, 12, and 13.
- V_{DDIO1}: the supply for I/O ports 5, 6, 7, and 8.
- V_{DDIO2}: the supply for I/O ports 2, 3, and 4.
- V_{BACKUP}: the supply for the backup domain, which includes the 32-kHz WCO and the RTC. It can be a separate supply as low as 1.4 V, for battery or supercapacitor backup, as Figure 13 shows. Otherwise it is connected to V_{DDD}. It powers I/O port 0.

Figure 13. Separate Battery Connection to V_{BACKUP}



■ V_{DDUSB}: the supply for the USB peripheral and the USBDP and USBDM pins. It must be 2.85 V to 3.6 V for USB operation. If USB is not used, it can be 1.7 V to 3.6 V, and the USB pins can be used as limited-capability GPIOs on I/O port 14.

Table 8 shows a summary of the I/O port supplies:

Table 8. I/O Port Supplies

Port	Supply	Alternate Supply
0	V_{BACKUP}	V_{DDD}
1	V_{DDD}	•
2, 3, 4	V_{DDIO2}	-
5, 6, 7, 8	V _{DDIO1}	-
9, 10	V_{DDIOA}	V_{DDA}
11, 12, 13	$V_{\rm DDIO0}$	-
14	V_{DDUSB}	-

V_{SS}: ground pins for the above supplies. All ground pins should be connected together to a common ground. In addition to the LDO regulator, a single input multiple output (SIMO) switching regulator is included. It provides two regulated outputs using a single inductor. The regulator pins are:

- V_{DD NS}: the regulator supply.
- V_{IND1} and V_{IND2}: the inductor and capacitor connections.
- \blacksquare V_{BUCK1} : the first regulator output. It is typically used to drive $V_{CCD},$ see above.
- V_{RF}: the second regulator output. It is typically not used; the pin may not be available in some packages.

The various V_{DD} power pins are not connected together on chip. They can be connected off chip, in one or more separate nets. If separate power nets are used, they can be isolated from noise from the other nets using optional ferrite beads, as indicated in the diagrams.

No external load should be placed on V_{CCD} , V_{RF} , or any of the switching regulator power pins; whether or not the switching regulator is used.

There are no power pin sequencing requirements; power supplies may be brought up in any order. The power management system holds the device in reset until all power pins are at the voltage levels required for proper operation.

Note: If a battery is installed on the PCB first, V_{DDD} must be cycled for at least 50 µs. This prevents premature drain of the battery during product manufacture and storage.

Bypass capacitors must be connected to a common ground from the V_{DDx} and other pins, as indicated in the diagrams. Typical practice for systems in this frequency range is to use a 10- μF or 1- μF capacitor in parallel with a smaller capacitor (0.1 μF , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated for optimal bypassing.

All capacitors and inductors should be $\pm 20\%$ or better. The capacitor connected to V_{IND2} should be 100 nF. The recommended inductor value is 2.2 μ H $\pm 20\%$ (for example, TDK MLP2012H2R2MT0S1).

It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the applied voltage is a significant percentage of the rated working voltage.

For more information on pad layout, refer to PSoC 6 CAD libraries.



Electrical Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C and for 1.71 V to 3.6 V except where noted.

Absolute Maximum Ratings

Table 9. Absolute Maximum Ratings^[2]

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID1	V _{DD_ABS}	Analog or digital supply relative to V_{SS} ($V_{SSD} = V_{SSA}$)	-0.5	_	4	V	
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	_	1.2	٧	
SID3	V _{GPIO_ABS}	GPIO voltage; V _{DDD} or V _{DDA}	-0.5	_	V _{DD} + 0.5	V	
SID4	I _{GPIO_ABS}	Current per GPIO	-25	_	25	mA	
SID5	I _{GPIO_injection}	GPIO injection current per pin	-0.5	_	0.5	mA	
SID3A	ESD_HBM	Electrostatic discharge Human Body Model	2200	_	_	٧	
SID4A	ESD_CDM	Electrostatic discharge Charged Device Model	500	_	_	V	
SID5A	LU	Pin current for latchup-free operation	-100	_	100	mA	

Note

Document Number: 002-21414 Rev. *J Page 36 of 76

Usage above the absolute maximum conditions listed in Table 9 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Device-Level Specifications

Table 10. Power Supply Range, CPU Current, and Transition Time Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
DC Specifi	cations						
SID6	V_{DDD}	Internal regulator and Port 1 GPIO supply	1.7	_	3.6	V	-
SID7	V_{DDA}	Analog power supply voltage. Shorted to V _{DDIOA} on PCB.	1.7	-	3.6	V	Internally unregulated supply
SID7A	V _{DDIO1}	GPIO supply for ports 5 to 8 when present	1.7	_	3.6	V	V _{DDIO_1} must be ≥ V _{DDA} .
SID7B	$V_{\rm DDIO0}$	GPIO supply for ports 11 to 13 when present	1.7	_	3.6	V	_
SID7E	$V_{\rm DDIO0}$	Supply for eFuse programming	2.38	2.5	2.62	V	
SID7C	V _{DDIO2}	GPIO supply for ports 2 to 4 on BGA 124 only	1.7	_	3.6	V	_
SID7D	V _{DDIOA}	GPIO supply for ports 9 to 10. Must be connected to V _{DDA} on PCB.	1.7	_	3.6	V	-
SID7F	V _{DDUSB}	Supply for port 14 (USB or GPIO) when present	1.7	-	3.6	V	Min. supply is 2.85 V for USB
SID6B	V _{BACKUP}	Backup power and GPIO Port 0 supply when present	1.7	-	3.6	V	Min. is 1.4 V when V _{DDD} is removed.
SID8	V _{CCD1}	Output voltage (for core logic bypass)	_	1.1	_	V	High-speed mode
SID9	V _{CCD2}	Output voltage (for core logic bypass)	-	0.9	-	V	ULP mode. Valid for –20 to 85 °C.
SID10	C _{EFC}	External regulator voltage (V _{CCD}) bypass	3.8	4.7	5.6	μF	X5R ceramic or better; Value for 0.8 to 1.2 V.
SID11	C _{EXC}	Power supply decoupling capacitor	_	10	_	μF	X5R ceramic or better
LP RANGE	POWER SPEC	CIFICATIONS (for V _{CCD} = 1.1 V with Buck a	nd LDO)				
Cortex M4.	Active Mode						
Execute w	ith Cache Disal	bled (Flash)					
SIDF1	I _{DD1}	Execute from Flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz.	-	2.3	3.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		With IMO & FLL. While(1).	-	3.1	3.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	5.7	6.5	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
OIDEO		Execute from Flash; CM4 Active 8 MHz.	-	0.9	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDF2	I _{DD2}	CM0+ Sleep 8 MHz. With IMO. While(1).	_	1.2	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.8	3.5	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Execute w	ith Cache Enab	oled					
		Execute from Cache; CM4 Active 150 MHz,	-	6.3	7	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDC1	I _{DD3}	CM0+ Sleep 75 MHz. IMO & FLL. Dhrystone.	-	9.7	11.2	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
		,	_	14.4	15.1	mA	$V_{\rm DDD}$ = 1.8 to 3.3 V, LDO, Max at 85 °C
		Execute from Cache;	_	4.8	5.8	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDC2	I _{DD4}	CM4 Active 100 MHz, CM0+ Sleep 100 MHz. IMO & FLL. Dhrystone.	_	7.4	8.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
	1	,	_	11.3	12	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C

Document Number: 002-21414 Rev. *J Page 37 of 76



Table 10. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
			_	2.4	3.4	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDC3	I _{DD5}	Execute from Cache; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. IMO & FLL. Dhrystone	_	3.7	4.1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
		,	_	6.3	7.2	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
			_	0.9	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDC4	I _{DD6}	Execute from Cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. IMO. Dhrystone.	_	1.3	1.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	3	3.8	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M0-	+. Active Mode						
Execute wi	ith Cache Disa	bled (Flash)	T	,		,	
SIDF3		Execute from Flash; CM4 Off, CM0+ Active 50 MHz.	_	2.4	3.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
OIDI O	I _{DD7}	With IMO & FLL. While (1).	_	3.2	3.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	5.6	6.3	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
CIDEA		Execute from Flash;	_	0.8	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDF4	I _{DD8}	CM4 Off, CM0+ Active 8 MHz. With IMO. While (1).	_	1.1	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.60	3.4	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Execute wi	ith Cache Enab	oled					
SIDC5	la	Execute from Cache; CM4 Off, CM0+ Active 100 MHz.	_	3.8	4.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDCS	I _{DD9}	With IMO & FLL. Dhrystone.	_	5.9	6.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	9	9.7	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
SIDC6	laa .a	Execute from Cache; CM4 Off, CM0+ Active 8 MHz.	_	0.8	1.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
OIDOO	I _{DD10}	With IMO. Dhrystone.	_	1.20	1.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.60	3.4	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M4.	Sleep Mode			,			
		CM4 Sloop 100 MHz	_	1.5	2.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDS1	I _{DD11}	CM4 Sleep 100 MHz; CM0+ Sleep 25 MHz. With IMO & FLL.	_	2.2	2.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	4	4.6	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
		CM4 Cloop FO MUT.	_	1.2	1.9	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDS2	I _{DD12}	CM4 Sleep 50 MHz; CM0+ Sleep 25 MHz. With IMO & FLL.	_	1.7	2.2	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	3.4	4.3	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
		CMA Sloop 9 MHz, CMO, Sloop 9 MJ-	-	0.7	1.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDS3	I _{DD13}	CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO.	_	1	1.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.4	3.3	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M0-	+. Sleep Mode						
		CM/ Off CMO+ Sloop 50 MHz	-	1.3	2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDS4	I _{DD14}	CM4 Off, CM0+ Sleep 50 MHz. With IMO & FLL.	_	1.9	2.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	3.80	4.6	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C



Table 10. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
			_	0.7	1.3	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDS5	I _{DD15}	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	_	1	1.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.4	3.3	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M4.	Minimum Reg	ulator Current Mode	l		I.		,
		Evecute from Fleeh: CM/ LDA 9 MHz, CMO+	_	0.9	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDLPA1	I _{DD16}	Execute from Flash; CM4 LPA 8 MHz, CM0+ Sleep 8 MHz. With IMO. While (1).	_	1.2	1.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.8	3.5	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
		Execute from Cache; CM4 LPA 8 MHz.	-	0.9	1.5	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDLPA2	I _{DD17}	CM0+ Sleep 8 MHz. With IMO. Dhrystone.	_	1.3	1.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.9	3.7	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M0+	+. Minimum Re	gulator Current Mode		•			
		Execute from Flash;	_	0.8	1.4	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDLPA3	I _{DD18}	CM4 Off, CM0+ Active 8 MHz. With IMO. While (1).	_	1.1	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
		(1)	_	2.7	3.6	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
		Everyte from Cooker CMA Off, CMO, Active	_	0.8	1.4	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDLPA4	I _{DD19}	Execute from Cache; CM4 Off, CM0+ Active 8 MHz. With IMO. Dhrystone.	_	1.2	1.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.7	3.6	mA	V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M4.	Minimum Reg	ulator Current Mode		•			
		CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz.	-	0.7	1.1	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDLPS1	I _{DD20}	With IMO.	_	1	1.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.4	3.3	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
Cortex M0-	+. Minimum Re	gulator Current Mode					
			_	0.6	1.1	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDLPS3	I _{DD22}	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	_	0.9	1.5	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	2.4	3.3	mA	V_{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C
ULP RANG	E POWER SPE	ECIFICATIONS (for V _{CCD} = 0.9 V using the I	Buck). U	LP mod	e is valid	from -2	0 to +85 °C.
Cortex M4.	Active Mode						
Execute wi	ith Cache Disa	bled (Flash)	T		T		,
SIDF5	I _{DD3}	Execute from Flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz.	_	1.7	2.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		With IMO & FLL. While(1).	_	2.1	2.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
			_	0.56	0.8	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDF6	I _{DD4}	Execute from Flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. While (1)	_	0.75	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Execute wi	ith Cache Enat	l bled		1			1, 2, 2, 2, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4,
		Execute from Cache; CM4 Active 50 MHz,	_	1.6	2.2	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
SIDC8	I _{DD10}	CM0+ Sleep 25 MHz. With IMO & FLL. Dhrystone.					
			_	2.4	2.7	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDC9	I _{DD11}	Execute from Cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz.	-	0.65	0.8	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		With IMO. Dhrystone.	_	8.0	1.1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C



Table 10. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
Cortex M0+	. Active Mode						
Execute wi	th Cache Disal	bled (Flash)					
SIDF7	I _{DD16}	Execute from Flash; CM4 Off, CM0+ Active 25 MHz. With IMO & FLL. Write(1).	_	1	1.4	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
	2210	25 MHZ. WITH IMO & FLL. WITE(1).	_	1.34	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDF8	I _{DD17}	Execute from Flash; CM4 Off, CM0+ Active 8 MHz. With IMO. While(1).	_	0.54	0.75	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
	5517	o MHz. With himo. Willie(1).	_	0.73	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Execute wi	th Cache Enab	oled		,			,
SIDC10	I _{DD18}	Execute from Cache; CM4 Off, CM0+ Active 25 MHz. With IMO & FLL. Dhrystone.	_	0.91	1.25	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
	-	23 WHZ. WITH INO & LE. BHIYSTORE.	_	1.34	1.6	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDC11	I _{DD19}	Execute from Cache; CM4 Off, CM0+ Active 8 MHz. With IMO. Dhrystone.	_	0.51	0.72	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		o m iz. That are Brayeserie.	_	0.73	0.95	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Cortex M4.	Sleep Mode		I	1	T	1	
SIDS7	I _{DD21}	CM4 Sleep 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL.	_	0.76	1.1	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		With his & I EE.	_	1.1	1.4	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDS8	I _{DD22}	CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO.	_	0.42	0.65	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		William IIVIO.	_	0.59	0.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Cortex M0+	Sleep Mode		ı	1		•	
SIDS9	I _{DD23}	CM4 Off, CM0+ Sleep 25 MHz. With IMO & FLL.	_	0.62	0.9	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		That live a 1 EE.	_	0.88	1.1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDS10	I _{DD24}	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	_	0.41	0.6	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
			_	0.58	8.0	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Cortex M4.	Minimum Reg	ulator Current Mode	l	1	I		l
SIDLPA5	I _{DD25}	Execute from Flash. CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. While(1).	_	0.52	0.75	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
			_	0.76	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDLPA6	I _{DD26}	Execute from Cache. CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. Dhrystone.	_	0.54	0.76	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		, ,	_	0.78	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Cortex M0+	F. Minimum Re	gulator Current Mode	Π	1	ı		
SIDLPA7	I _{DD27}	Execute from Flash. CM4 Off, CM0+ Active 8 MHz. With IMO. While (1).	_	0.51	0.75	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		()	-	0.75	1	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
SIDLPA8	I _{DD28}	Execute from Cache. CM4 Off, CM0+ Active 8 MHz. With IMO. Dhrystone.	_	0.48	0.7	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		·	_	0.7	0.95	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Cortex M4.	Minimum Reg	ulator Current Mode	ı	1	T	1	
SIDLPS5	I _{DD29}	CM4 Sleep 8 MHz, CM0 Sleep 8 MHz. With IMO.	_	0.4	0.6	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
			_	0.57	0.8	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C
Cortex M0+	⊦. Minimum Re	gulator Current Mode	I	1	T	1	L
SIDLPS7	I _{DD31}	CM4 Off, CM0+ Sleep 8 MHz. With IMO.	_	0.39	0.6	mA	V _{DDD} = 3.3 V, Buck ON, Max at 60 °C
		·	_	0.56	8.0	mA	V _{DDD} = 1.8 V, Buck ON, Max at 60 °C



Table 10. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
Deep Sleep	Mode						
SIDDS1	I _{DD33A}	With internal Buck enabled and 64K SRAM retention	-	7	_	μA	Max value is at 85 °C
SIDDS1_B	I _{DD33A_B}	With internal Buck enabled and 64K SRAM retention	-	7	-	μA	Max value is at 60 °C
SIDDS2	I _{DD33B}	With internal Buck enabled and 256K SRAM retention	-	9	-	μA	Max value is at 85 °C
SIDDS2_B	I _{DD33B_B}	With internal Buck enabled and 256K SRAM retention	-	9	_	μA	Max value is at 60 °C
Hibernate I	Mode						
SIDHIB1	I _{DD34}	V _{DDD} = 1.8 V	-	300	-	nA	No clocks running
SIDHIB2	I _{DD34A}	V _{DDD} = 3.3 V	_	800	_	nA	No clocks running
Power Mod	e Transition Ti	imes					
SID12	T _{LPACT_ACT}	Minimum regulator current to LP transition time	-	-	35	μs	Including PLL lock time
SID13	T _{DS_LPACT}	Deep Sleep to LP transition time	_	-	25	μs	Guaranteed by design
SID14	T _{HIB_ACT}	Hibernate to LP transition time	_	500	-	μs	Including PLL lock time

XRES

Table 11. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID17	T _{XRES_IDD}	IDD when XRES asserted	-	300	_	nA	V _{DDD} = 1.8 V
SID17A	T _{XRES_IDD_1}	IDD when XRES asserted	-	800	_	nA	V _{DDD} = 3.3 V
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DD}	-	_	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	-	-	0.3 × V _{DD}	V	CMOS Input
SID80	C _{IN}	Input capacitance	-	3	-	pF	_
SID81	V _{HYSXRES}	Input voltage hysteresis	-	100	_	mV	_
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	_	100	μA	_

Table 12. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID15	T _{XRES_ACT}	POR or XRES release to Active transition time	-	750	-	μs	Normal mode, 50 MHz M0+.
SID16	T _{XRES_PW}	XRES Pulse width	5	_	_	μs	_

Document Number: 002-21414 Rev. *J Page 41 of 76



GPIO

Table 13. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID57	V _{IH}	Input voltage high threshold	0.7 × V _{DD}	-	_	V	CMOS Input
SID57A	I _{IHS}	Input current when Pad > V _{DDIO} for OVT inputs	-	_	10	μΑ	Per I ² C Spec
SID58	V _{IL}	Input voltage low threshold	_	_	0.3 × V _{DD}	V	CMOS Input
SID241	V _{IH}	LVTTL input, V _{DD} < 2.7 V	0.7 × V _{DD}	-	_	V	-
SID242	V _{IL}	LVTTL input, V _{DD} < 2.7 V	_	_	0.3* V _{DD}	V	-
SID243	V _{IH}	LVTTL input, V _{DD} ≥ 2.7 V	2.0	-	_	V	-
SID244	V _{IL}	LVTTL input, V _{DD} ≥ 2.7 V	_	-	0.8	V	_
SID59	V _{OH}	Output voltage high level	V _{DD} – 0.5	-	_	V	I _{OH} = 8 mA
SID62A	V _{OL}	Output voltage low level	_	-	0.4	V	I _{OL} = 8 mA
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	_
SID65	I _{IL}	Input leakage current (absolute value)	_	_	2	nA	25 °C, V _{DD} = 3.0 V
SID65A	I _{IL_CTBM}	Input leakage on CTBm input pins	_	-	4	nA	_
SID66	C _{IN}	Input Capacitance	_	-	5	pF	_
SID67	V _{HYSTTL}	Input hysteresis LVTTL V _{DD} > 2.7 V	100	0	-	mV	-
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DD}	-	_	mV	_
SID69	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	-	ı	100	μA	-
SID69A	I _{TOT_GPIO}	Maximum total source or sink Chip Current	_	_	200	mA	-

Table 14. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID70	T _{RISEF}	Rise time in Fast Strong Mode. 10% to 90% of V _{DD}	_	-	2.5	ns	Cload = 15 pF, 8 mA drive strength
SID71	T _{FALLF}	Fall time in Fast Strong Mode. 10% to 90% of V _{DD}	-	-	2.5	ns	Cload = 15 pF, 8 mA drive strength
SID72	T _{RISES_1}	Rise time in Slow Strong Mode. 10% to 90% of V _{DD}	52	-	142	ns	Cload = 15 pF, 8 mA drive strength, $V_{DD} \le 2.7 \text{ V}$
SID72A	T _{RISES_2}	Rise time in Slow Strong Mode. 10% to 90% of V _{DD}	48	-	102	ns	Cload = 15 pF, 8 mA drive strength, 2.7 V < $V_{DD} \le 3.6$ V
SID73	T _{FALLS_1}	Fall time in Slow Strong Mode. 10% to 90% of V _{DD}	44	-	211	ns	Cload = 15 pF, 8 mA drive strength, V _{DD} ≤ 2.7 V
SID73A	T _{FALLS_2}	Fall time in Slow Strong Mode. 10% to 90% of V _{DD}	42	-	93	ns	Cload = 15 pF, 8 mA drive strength, $2.7 \text{ V} < \text{V}_{DD} \le 3.6 \text{ V}$

Document Number: 002-21414 Rev. *J Page 42 of 76



Table 14. GPIO AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID73G	T _{FALL_I2C}	Fall time (30% to 70% of V _{DD}) in Slow Strong mode	20 × V _{DDIO} / 5.5	-	250	ns	Cload = 10 pF to 400 pF, 8-mA drive strength
SID74	F _{GPIOUT1}	GPIO Fout. Fast Strong mode.	-	_	100	MHz	90/10%, 15-pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO Fout; Slow Strong mode.	_	-	16.7	MHz	90/10%, 15-pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO Fout; Fast Strong mode.	_	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO Fout; Slow Strong mode.	-	-	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency;1.71 V \leq V _{DD} \leq 3.6 V	_	-	100	MHz	90/10% V _{IO}

Analog Peripherals

Opamp

Table 15. Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
	I _{DD}	Opamp block current. No load.	_	_	_		_
SID269	I _{DD_HI}	Power = Hi	_	1300	1500	μA	_
SID270	I _{DD_MED}	Power = Med	_	450	600	μA	_
SID271	I _{DD_LOW}	Power = Lo		250	350	μA	_
	GBW	Load = 50 pF, 0.1 mA. V _{DDA} ≥ 2.7 V	-	_	_		_
SID272	G _{BW_HI}	Power = Hi	6	_	_	MHz	_
SID273	G _{BW_MED}	Power = Med	3	_	_	MHz	_
SID274	G _{BW_LO}	Power = Lo	1	_	_	MHz	_
	I _{OUT_MAX}	V _{DDA} ≥ 2.7 V, 500 mV from rail	-	_	_		_
SID275	I _{OUT_MAX_HI}	Power = Hi	10	_	_	mA	_
SID276	I _{OUT_MAX_MID}	Power = Mid	10	_	_	mA	_
SID277	I _{OUT_MAX_LO}	Power = Lo	_	5	_	mA	_
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail	_	_	_		_
SID278	I _{OUT_MAX_HI}	Power = Hi	4	_	_	mA	_
SID279	I _{OUT_MAX_MID}	Power = Mid	4	_	_	mA	_
SID280	I _{OUT_MAX_LO}	Power = Lo	_	2	_	mA	_
SID281	V _{IN}	Input voltage range	0	_	V _{DDA} – 0.2	V	Charge pump ON
SID282	V _{CM}	Input common mode voltage	0	_	V _{DDA} – 1.5	V	Charge pump OFF, V _{DDA} ≥ 2.7 V
	V _{OUT}	V _{DDA} ≥ 2.7 V	_	_	_		_
SID283	V _{OUT_1}	Power = Hi, Iload = 10 mA	0.5	_	V _{DDA} – 0.5	V	_
SID284	V _{OUT_2}	Power = Hi, Iload = 1 mA	0.2	-	V _{DDA} – 0.2	V	_
SID285	V _{OUT_3}	Power = Med, Iload = 1 mA	0.2	_	V _{DDA} – 0.2	٧	_

Document Number: 002-21414 Rev. *J Page 43 of 76



Table 15. Opamp Specifications (continued)

Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
V _{OUT_4}	Power = Lo, Iload = 0.1 mA	0.2	_	V _{DDA} – 0.2	V	_
V _{OS_TR}	Offset voltage	-1	±0.5	1	mV	Power = Hi, 0.2 V < V _{OUT} < (V _{DDA} - 0.2 V)
V _{OS_TR}	Offset voltage	_	±1	_	mV	Power = Med
	Offset voltage	_	±2	_	mV	Power = Lo
V _{OS_DR_TR}	Offset voltage drift	-10	±3	10	μV/°C	Power = Hi, 0.2 V < V _{OUT} < (V _{DDA} - 0.2 V)
V _{OS_DR_TR}	Offset voltage drift	_	±10	-	μV/°C	Power = Med
	Offset voltage drift	_	±10	_	μV/°C	Power = Lo
CMRR	DC common mode rejection ratio	67	80	_	dB	V _{DDA} ≥ 2.7 V
PSRR	Power supply rejection ratio at 1 kHz, 10-mV ripple	70	85	_	dB	V _{DDA} ≥ 2.7 V
I _{IL_CTBM}	Input leakage on CTBm input pins	_	_	4	nA	_
		_	_	_		_
VN1	Input-referred, 1 Hz – 1 GHz, power = Hi	-	100	_	μVrms	_
VN2	Input-referred, 1 kHz, power = Hi	-	180	_	nV/rtHz	_
VN3	Input-referred, 10 kHz, power = Hi	-	70	_	nV/rtHz	_
VN4	Input-referred, 100 kHz, power = Hi	-	38	_	nV/rtHz	_
CLOAD	Stable up to max. load. Performance specs at 50 pF.	-	_	125	pF	_
SLEW_RATE	Output slew rate	4	_	_	V/µs	Cload = 50 pF, Power = Hi, V _{DDA} ≥ 2.7 V
T_OP_WAKE	From disable to enable, no external RC dominating	-	25	_	μs	_
COMP_MODE	Comparator mode; 50-mV overdrive, Trise = Tfall (approx.)	-		_		_
T _{PD1}	Response time; power = Hi	_	150	_	ns	_
T _{PD2}	Response time; power = Med	_	400	-	ns	_
T _{PD3}	Response time; power = Lo	_	2000	_	ns	_
V _{HYST_OP}	Hysteresis	_	10	_	mV	_
Mode	Mode 1 - Full reference current (Higher GBW) Mode 2 – Approximately 1/10th reference current (Lower Power Consumption) ^[3]					Deep Sleep mode operation: V _{DDA} ≥ 2.7 V. V _{IN} is 0.2 to V _{DDA} −1.5 V
I _{DD_HI_M1}	Mode 1, High current	-	1300	1500	μA	Typ at 25 °C
I _{DD_MED_M1}	Mode 1, Medium current	_	460	600	μΑ	Typ at 25 °C
I _{DD_LOW_M1}	Mode 1, Low current	_	230	350	μΑ	Typ at 25 °C
I _{DD_HI_M2}	Mode 2, High current	_	120	_	μA	25 °C
	VOUT_4 VOS_TR VOS_TR VOS_TR VOS_DR_TR VOS_DR_TR VOS_DR_TR CMRR PSRR IIL_CTBM VN1 VN2 VN3 VN4 CLOAD SLEW_RATE T_OP_WAKE COMP_MODE TPD1 TPD2 TPD3 VHYST_OP Mode IDD_HI_M1 IDD_MED_M1 IDD_LOW_M1	VOUT_4 Power = Lo, Iload = 0.1 mA VOS_TR Offset voltage VOS_TR Offset voltage VOS_TR Offset voltage VOS_DR_TR Offset voltage drift VOS_DR_TR Offset voltage drift VOS_DR_TR Offset voltage drift CMRR DC common mode rejection ratio at 1 kHz, 10-mV ripple Input-referred, 10 kHz, 10-mV ripple Input-referred, 1 kHz, power = Hi VN1 Input-referred, 1 kHz, power = Hi VN2 Input-referred, 10 kHz, power = Hi VN3 Input-referred, 100 kHz, power = Hi VN4 Input-referred, 100 kHz, power = Hi CLOAD Stable up to max. load. Performance specs at 50 pF. SLEW_RATE Output slew rate T_OP_WAKE From disable to enable, no external RC dominating COMP_MODE Comparator mode; 50-mV overdrive, Trise = Tfall (approx.) TPD1 Response time; power = Hi TPD2 Response time; power = Ho VHYST_OP Hysteresis Mode 1 - Full reference current (Higher GBW) Mode 2 - Approximately 1/10th reference current (Lower Power Consumption) I ⁽³⁾ IDD_HI_M1 <td< td=""><td>VOUT_4 Power = Lo, Iload = 0.1 mA 0.2 VOS_TR Offset voltage −1 VOS_TR Offset voltage − VOS_TR Offset voltage − VOS_DR_TR Offset voltage drift −10 VOS_DR_TR Offset voltage drift − VOS_DR_TR Offset voltage drift − CMRR DC common mode rejection ratio 67 PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 II_L_CTBM Input leakage on CTBm input pins − VN1 Input-referred, 1 Hz − 1 GHz, power = Hi − VN2 Input-referred, 1 kHz, power = Hi − VN3 Input-referred, 10 kHz, power = Hi − VN4 Input-referred, 100 kHz, power = Hi − VN4 Input-referred, 100 kHz, power = Hi − VN4 Input-referred, 100 kHz, power = Hi − CLOAD Stable up to max. load. Performance specs at 50 pF. − SLEW_RATE Output slew rate 4 T_OP_WAKE From disable to enable, no external</td><td>VOUT_4 Power = Lo, Iload = 0.1 mA 0.2 − VOS_TR Offset voltage −1 ±0.5 VOS_TR Offset voltage − ±1 VOS_TR Offset voltage − ±2 VOS_DR_TR Offset voltage drift − ±10 VOS_DR_TR Offset voltage drift − ±10 CMRR DC common mode rejection ratio 67 80 PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 85 Input_referred 1 Hz − 1 GHz, 1 GHz, 2 mover = Hi − − VN1 Input-referred, 1 kHz, 2 mover = Hi − 100 VN2 Input-referred, 10 kHz, 2 mover = Hi − 70 VN3 Input-referred, 10 kHz, 2 mover = Hi − 70 VN4 Input-referred, 100 kHz, 2 mover = Hi − − VN4 Input-referred, 100 kHz, 2 mover = Hi − − SLEW_RATE Output slew rate 4 − T_OP_WAKE From disable to enable, no external RC dominating −</td><td>Vout_4 Power = Lo, Iload = 0.1 mA 0.2 - VoDA - 0.2 Vos_TR Offset voltage -1 ±0.5 1 Vos_TR Offset voltage - ±1 - Vos_TR Offset voltage drift -10 ±3 10 Vos_DR_TR Offset voltage drift - ±10 - Vos_DR_TR Offset voltage drift - ±10 - Vos_DR_TR Offset voltage drift - ±10 - CMRR DC common mode rejection ratio 67 80 - PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 85 - Inuctreferred 1 kHz, 10-mV ripple - - 4 VN1 Input-referred, 1 kHz, power = Hi - 100 - VN2 Input-referred, 1 kHz, power = Hi - 180 - VN3 Input-referred, 100 kHz, power = Hi - 38 - VN4 Input-referred, 100 kHz, power = Mower = Mower</td><td>Vout_4 Power = Lo, Iload = 0.1 mA 0.2 - VoDAT - 0.2 V Vos_TR Offset voltage -1 ±0.5 1 mV Vos_TR Offset voltage - ±1 - mV Vos_TR Offset voltage drift - ±2 - mV Vos_DR_TR Offset voltage drift - ±10 - μV/°C Vos_DR_TR Offset voltage drift - ±10 - μV/°C CMR DC common mode rejection ratio 67 80 - dB PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 85 - dB IlL_CTBM Input-leakage on CTBm input pins - - 4 nA VN1 Input-referred, 1 Hz - 1 GHz, power = Hi - 100 - μVrms VN2 Input-referred, 10 kHz, power = Hi - 180 - nV/rtHz VN4 Input-referred, 100 kHz, power = M - 38 - nV/rtHz</td></td<>	VOUT_4 Power = Lo, Iload = 0.1 mA 0.2 VOS_TR Offset voltage −1 VOS_TR Offset voltage − VOS_TR Offset voltage − VOS_DR_TR Offset voltage drift −10 VOS_DR_TR Offset voltage drift − VOS_DR_TR Offset voltage drift − CMRR DC common mode rejection ratio 67 PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 II_L_CTBM Input leakage on CTBm input pins − VN1 Input-referred, 1 Hz − 1 GHz, power = Hi − VN2 Input-referred, 1 kHz, power = Hi − VN3 Input-referred, 10 kHz, power = Hi − VN4 Input-referred, 100 kHz, power = Hi − VN4 Input-referred, 100 kHz, power = Hi − VN4 Input-referred, 100 kHz, power = Hi − CLOAD Stable up to max. load. Performance specs at 50 pF. − SLEW_RATE Output slew rate 4 T_OP_WAKE From disable to enable, no external	VOUT_4 Power = Lo, Iload = 0.1 mA 0.2 − VOS_TR Offset voltage −1 ±0.5 VOS_TR Offset voltage − ±1 VOS_TR Offset voltage − ±2 VOS_DR_TR Offset voltage drift − ±10 VOS_DR_TR Offset voltage drift − ±10 CMRR DC common mode rejection ratio 67 80 PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 85 Input_referred 1 Hz − 1 GHz, 1 GHz, 2 mover = Hi − − VN1 Input-referred, 1 kHz, 2 mover = Hi − 100 VN2 Input-referred, 10 kHz, 2 mover = Hi − 70 VN3 Input-referred, 10 kHz, 2 mover = Hi − 70 VN4 Input-referred, 100 kHz, 2 mover = Hi − − VN4 Input-referred, 100 kHz, 2 mover = Hi − − SLEW_RATE Output slew rate 4 − T_OP_WAKE From disable to enable, no external RC dominating −	Vout_4 Power = Lo, Iload = 0.1 mA 0.2 - VoDA - 0.2 Vos_TR Offset voltage -1 ±0.5 1 Vos_TR Offset voltage - ±1 - Vos_TR Offset voltage drift -10 ±3 10 Vos_DR_TR Offset voltage drift - ±10 - Vos_DR_TR Offset voltage drift - ±10 - Vos_DR_TR Offset voltage drift - ±10 - CMRR DC common mode rejection ratio 67 80 - PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 85 - Inuctreferred 1 kHz, 10-mV ripple - - 4 VN1 Input-referred, 1 kHz, power = Hi - 100 - VN2 Input-referred, 1 kHz, power = Hi - 180 - VN3 Input-referred, 100 kHz, power = Hi - 38 - VN4 Input-referred, 100 kHz, power = Mower	Vout_4 Power = Lo, Iload = 0.1 mA 0.2 - VoDAT - 0.2 V Vos_TR Offset voltage -1 ±0.5 1 mV Vos_TR Offset voltage - ±1 - mV Vos_TR Offset voltage drift - ±2 - mV Vos_DR_TR Offset voltage drift - ±10 - μV/°C Vos_DR_TR Offset voltage drift - ±10 - μV/°C CMR DC common mode rejection ratio 67 80 - dB PSRR Power supply rejection ratio at 1 kHz, 10-mV ripple 70 85 - dB IlL_CTBM Input-leakage on CTBm input pins - - 4 nA VN1 Input-referred, 1 Hz - 1 GHz, power = Hi - 100 - μVrms VN2 Input-referred, 10 kHz, power = Hi - 180 - nV/rtHz VN4 Input-referred, 100 kHz, power = M - 38 - nV/rtHz

Note

Document Number: 002-21414 Rev. *J Page 44 of 76

^{3.} Reference current is supplied by AREF (analog reference) block.



Table 15. Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID_DS_5	I _{DD_MED_M2}	Mode 2, Medium current	-	60	-	μΑ	25 °C
SID_DS_6	I _{DD_LOW_M2}	Mode 2, Low current	_	15	_	μΑ	25 °C
SID_DS_7	GBW_HI_M1	Mode 1, High current	_	4	_	MHz	25 °C
SID_DS_8	GBW_MED_M1	Mode 1, Medium current	_	2	_	MHz	25 °C
SID_DS_9	GBW_LOW_M1	Mode 1, Low current	-	0.5	-	MHz	25 °C
SID_DS_10	GBW_HI_M2	Mode 2, High current	-	0.5	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} – 1.5 V
SID_DS_11	GBW_MED_M2	Mode 2, Medium current	_	0.2	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} – 1.5 V
SID_DS_12	GBW_LOW_M2	Mode 2, Low current	_	0.1	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} – 1.5 V
SID_DS_13	V _{OS_HI_M1}	Mode 1, High current	_	5	_	mV	25 °C, 0.2 V to V _{DDA} – 1.5 V
SID_DS_14	V _{OS_MED_M1}	Mode 1, Medium current	_	5	_	mV	25 °C, 0.2 V to V _{DDA} – 1.5 V
SID_DS_15	V _{OS_LOW_M1}	Mode 1, Low current	-	5	_	mV	25 °C, 0.2 V to V _{DDA} – 1.5 V
SID_DS_16	V _{OS_HI_M2}	Mode 2, High current	-	5	_	mV	25 °C, 0.2 V to V _{DDA} – 1.5 V
SID_DS_17	V _{OS_MED_M2}	Mode 2, Medium current	-	5	_	mV	25 °C, 0.2 V to V _{DDA} – 1.5 V
SID_DS_18	V _{OS_LOW_M2}	Mode 2, Low current	-	5	_	mV	25 °C, 0.2 V to V _{DDA} – 1.5 V
SID_DS_19	I _{OUT_HI_M1}	Mode 1, High current	-	10	_	mA	Output is 0.5 V to V _{DDA} – 0.5 V
SID_DS_20	I _{OUT_MED_M1}	Mode 1, Medium current	_	10	_	mA	Output is 0.5 V to V _{DDA} – 0.5 V
SID_DS_21	I _{OUT_LOW_M1}	Mode 1, Low current	-	4	_	mA	Output is 0.5 V to V _{DDA} – 0.5 V
SID_DS_22	I _{OUT_HI_M2}	Mode 2, High current	_	1	_	mA	Output is 0.5 V to V _{DDA} – 0.5 V
SID_DS_23	I _{OUT_MED_M2}	Mode 2, Medium current	-	1	_	mA	Output is 0.5 V to V _{DDA} – 0.5 V
SID_DS_24	I _{OUT_LOW_M2}	Mode 2, Low current	_	0.5	_	mA	Output is 0.5 V to V _{DDA} – 0.5 V

Low-Power (LP) Comparator

Table 16. LP Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID84	V _{OFFSET1}	Input offset voltage for COMP1. Normal power mode.	-10	-	10	mV	COMP0 offset is ±25 mV
SID85A	V _{OFFSET2}	Input offset voltage. Low-power mode.	-25	±12	25	mV	_
SID85B	V _{OFFSET3}	Input offset voltage. Ultra low-power mode.	-25	±12	25	mV	_
SID86	V _{HYST1}	Hysteresis when enabled in Normal mode	-	-	60	mV	_

Document Number: 002-21414 Rev. *J Page 45 of 76



Table 16. LP Comparator DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID86A	V _{HYST2}	Hysteresis when enabled in Low-power mode	_	-	80	mV	_
SID87	V _{ICM1}	Input common mode voltage in Normal mode	0	-	V _{DDIO1} – 0.1	V	_
SID247	V _{ICM2}	Input common mode voltage in Low power mode	0	-	V _{DDIO1} – 0.1	V	_
SID247A	V _{ICM3}	Input common mode voltage in Ultra low power mode	0	-	V _{DDIO1} – 0.1	V	_
SID88	CMRR	Common mode rejection ratio in Normal power mode	50	_	-	dB	_
SID89	I _{CMP1}	Block Current, Normal mode	_	_	150	μΑ	_
SID248	I _{CMP2}	Block Current, Low power mode	-	-	10	μΑ	_
SID259	I _{CMP3}	Block Current in Ultra low-power mode	_	0.3	0.85	μΑ	_
SID90	ZCMP	DC Input impedance of comparator	35	_	-	МΩ	_

Table 17. LP Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID91	T _{RESP1}	Response time, Normal mode, 100 mV overdrive	-	ı	100	ns	_
SID258	T _{RESP2}	Response time, Low power mode, 100 mV overdrive	-	-	1000	ns	_
SID92	T _{RESP3}	Response time, Ultra-low power mode, 100 mV overdrive	_	-	20	μs	_
SID92E	T_CMP_EN1	Time from Enabling to operation	-	-	10	μs	Normal and Low-power modes
SID92F	T_CMP_EN2	Time from Enabling to operation	_	_	50	μs	Ultra low-power mode

Table 18. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID93	T _{SENSACC}	Temperature sensor accuracy	- 5	±1	5	°C	–40 to +85 °C

Table 19. Internal Reference Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID93R	V_{REFBG}	ı	1.188	1.2	1.212	V	_

Document Number: 002-21414 Rev. *J Page 46 of 76



SAR ADC

Table 20. 12-bit SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID94	A_RES	SAR ADC Resolution	_	_	12	bits	_
SID95	A_CHNLS_S	Number of channels - single-ended	_	-	16	-	8 full speed.
SID96	A-CHNKS_D	Number of channels - differential	_	_	8	_	Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	_	_	_	_	Yes
SID98	A_GAINERR	Gain error	_	_	±0.2	%	With external reference.
SID99	A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V reference
SID100	A_ISAR_1	Current consumption at 1 Msps	_	-	1	mA	At 1 Msps. External Bypass Cap.
SID100A	A_ISAR_2	Current consumption at 1 Msps. Reference = V _{DD}	_	_	1.25	mA	At 1 Msps. External Bypass Cap.
SID101	A_VINS	Input voltage range - single-ended	V _{SS}	_	V_{DDA}	V	_
SID102	A_VIND	Input voltage range - differential	V _{SS}	_	V_{DDA}	V	_
SID103	A_INRES	Input resistance	_	_	2.2	kΩ	_
SID104	A_INCAP	Input capacitance	_	_	10	pF	_

Table 21. 12-bit SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
12-bit SAR	ADC AC Specif	ications					
SID106	A_PSRR	Power supply rejection ratio	70	_	_	dB	_
SID107	A_CMRR	Common mode rejection ratio	66	_	_	dB	Measured at 1 V.
One Megas	sample per seco						
SID108	A_SAMP_1	Sample rate with external reference bypass cap.	-	-	1	Msps	_
SID108A	A_SAMP_2	Sample rate with no bypass cap; Reference = V _{DD}	-	-	250	ksps	_
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference.	-	-	100	ksps	_
SID109	A_SINAD	Signal-to-noise and Distortion ratio (SINAD). V _{DDA} = 2.7 to 3.6 V, 1 Msps.	64	-	_	dB	Fin = 10 kHz
SID111A	A_INL	Integral Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-2	_	2	LSB	Measured with internal V _{REF} = 1.2 V and bypass cap.
SID111B	A_INL	Integral Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-4	_	4	LSB	Measured with external V _{REF} ≥ 1 V and V _{IN} common mode < 2 * Vref.
SID112A	A_DNL	Differential Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	-1	-	1.4	LSB	Measured with internal V _{REF} = 1.2 V and bypass cap.
SID112B	A_DNL	Differential Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps	–1	_	1.7	LSB	Measured with external V _{REF} ≥ 1 V and V _{IN} common mode < 2 * Vref.
SID113	A_THD	Total harmonic distortion. V _{DDA} = 2.7 to 3.6 V, 1 Msps.	_	_	- 65	dB	Fin = 10 kHz

Document Number: 002-21414 Rev. *J Page 47 of 76



DAC

Table 22. 12-bit DAC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID108D	DAC_RES	DAC resolution	_	1	12	bits	_
SID111D	DAC_INL	Integral non-linearity	-4	1	4	LSB	_
SID112D	DAC_DNL	Differential non-linearity	-2	_	2	LSB	Monotonic to 11 bits.
SID99D	DAC_OFFSET	Output Voltage zero offset error	-2	_	1	mV	For 000 (hex)
SID103D	DAC_OUT_RES	DAC Output Resistance	_	15	_	kΩ	_
SID100D	DAC_IDD	DAC Current	-	-	125	μA	_
SID101D	DAC_QIDD	DAC Current when DAC stopped	_	_	1	μA	_

Table 23. 12-bit DAC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID109D	DAC_CONV	DAC Settling time	-	1	2		Driving through CTBm buffer; 25-pF load
SID110D	DAC_Wakeup	Time from Enabling to ready for conversion	_	_	10	μs	_

CSD

Table 24. CapSense Sigma-Delta (CSD) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
CSD V2 Specif	fications						
SYS.PER#3	V _{DD_RIPPLE}	Max allowed ripple on power supply, DC to 10 MHz	_	_	±50	mV	V _{DDA} > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF
SYS.PER#16	V _{DD_RIPPLE_1.8}	Max allowed ripple on power supply, DC to 10 MHz	_	-	±25	mV	$V_{\rm DDA}$ > 1.75 V (with ripple), 25 ° C T _A , Parasitic Capacitance (C _P) < 20 pF, Sensitivity \geq 0.4 pF
SID.CSD.BLK	I _{CSD}	Maximum block current			4500	μΑ	_
SID.CSD#15	V_{REF}	Voltage reference for CSD and Comparator	0.6	1.2	V _{DDA} – 0.6	V	V _{DDA} – V _{REF} ≥ 0.6 V
SID.CSD#15A	V _{REF_EXT}	External Voltage reference for CSD and Comparator	0.6		V _{DDA} – 0.6	V	V _{DDA} – V _{REF} ≥ 0.6 V
SID.CSD#16	I _{DAC1IDD}	IDAC1 (7-bits) block current	_	_	1900	μΑ	_
SID.CSD#17	I _{DAC2IDD}	IDAC2 (7-bits) block current	-	_	1900	μA	_
SID308	V _{CSD}	Voltage range of operation	1.7	_	3.6	V	1.71 to 3.6 V
SID308A	V _{COMPIDAC}	Voltage compliance range of IDAC	0.6	_	V _{DDA} – 0.6	V	V _{DDA} – V _{REF} ≥ 0.6 V
SID309	I _{DAC1DNL}	DNL	-1	_	1	LSB	_
SID310	I _{DAC1INL}	INL	-3	_	3	LSB	If V_{DDA} < 2 V then for LSB of 2.4 μ A or less
SID311	I _{DAC2DNL}	DNL	-1	_	1	LSB	_
SID312	I _{DAC2INL}	INL	-3	_	3	LSB	If V_{DDA} < 2 V then for LSB of 2.4 μA or less

Document Number: 002-21414 Rev. *J Page 48 of 76



Table 24. CapSense Sigma-Delta (CSD) Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SNRC of the	following is Ratio	of counts of finger to noise. Guara	anteed	by char	acteriza	tion	
SID313_1A	SNRC_1	SRSS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity	5	_	-	Ratio	9.5-pF max. capacitance
SID313_1B	SNRC_2	SRSS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity	5	_	_	Ratio	31-pF max. capacitance
SID313_1C	SNRC_3	SRSS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity	5	-	_	Ratio	61-pF max. capacitance
SID313_2A	SNRC_4	PASS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity	5	_	_	Ratio	12-pF max. capacitance
SID313_2B	SNRC_5	PASS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity	5	_	_	Ratio	47-pF max. capacitance
SID313_2C	SNRC_6	PASS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity	5	-	-	Ratio	86-pF max. capacitance
SID313_3A	SNRC_7	PASS Reference. IMO + PLL Clock Source. 0.1-pF sensitivity	5	-	-	Ratio	27-pF max. capacitance
SID313_3B	SNRC_8	PASS Reference. IMO + PLL Clock Source. 0.3-pF sensitivity	5	-	-	Ratio	86-pF max. capacitance
SID313_3C	SNRC_9	PASS Reference. IMO + PLL Clock Source. 0.6-pF sensitivity	5	-	-	Ratio	168-pF max. capacitance
SID314	I _{DAC1CRT1}	Output current of IDAC1 (7 bits) in low range	4.2		5.7	μA	LSB = 37.5-nA typ
SID314A	I _{DAC1CRT2}	Output current of IDAC1(7 bits) in medium range	33.7		45.6	μA	LSB = 300-nA typ.
SID314B	I _{DAC1CRT3}	Output current of IDAC1(7 bits) in high range	270		365	μA	LSB = 2.4-µA typ.
SID314C	I _{DAC1CRT12}	Output current of IDAC1 (7 bits) in low range, 2X mode	8		11.4	μA	LSB = 37.5-nA typ. 2X output stage
SID314D	I _{DAC1CRT22}	Output current of IDAC1(7 bits) in medium range, 2X mode	67		91	μΑ	LSB = 300-nA typ. 2X output stage
SID314E	I _{DAC1CRT32}	Output current of IDAC1(7 bits) in high range, 2X mode. V _{DDA} > 2 V	540		730	μA	LSB = 2.4-µA typ. 2X output stage
SID315	I _{DAC2CRT1}	Output current of IDAC2 (7 bits) in low range	4.2		5.7	μΑ	LSB = 37.5-nA typ.
SID315A	I _{DAC2CRT2}	Output current of IDAC2 (7 bits) in medium range	33.7		45.6	μΑ	LSB = 300-nA typ.
SID315B	I _{DAC2CRT3}	Output current of IDAC2 (7 bits) in high range	270		365	μA	LSB = 2.4-µA typ.
SID315C	I _{DAC2CRT12}	Output current of IDAC2 (7 bits) in low range, 2X mode	8		11.4	μA	LSB = 37.5-nA typ. 2X output stage
SID315D	I _{DAC2CRT22}	Output current of IDAC2(7 bits) in medium range, 2X mode	67		91	μA	LSB = 300-nA typ. 2X output stage
SID315E	I _{DAC2CRT32}	Output current of IDAC2(7 bits) in high range, 2X mode. V _{DDA} > 2V	540		730	μA	LSB = 2.4-µA typ. 2X output stage
SID315F	I _{DAC3CRT13}	Output current of IDAC in 8-bit mode in low range	8		11.4	μA	LSB = 37.5-nA typ.

Document Number: 002-21414 Rev. *J Page 49 of 76



Table 24. CapSense Sigma-Delta (CSD) Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID315G	I _{DAC3CRT23}	Output current of IDAC in 8-bit mode in medium range	67		91	μA	LSB = 300-nA typ.
SID315H	I _{DAC3CRT33}	Output current of IDAC in 8-bit mode in high range. V _{DDA} > 2V	540		730	μA	LSB = 2.4-µA typ.
SID320	I _{DACOFFSET}	All zeroes input	-	_	1	LSB	Polarity set by Source or Sink
SID321	I _{DACGAIN}	Full-scale error less offset	-	_	±15	%	LSB = 2.4-µA typ.
SID322	I _{DACMISMATCH1}	Mismatch between IDAC1 and IDAC2 in Low mode	_	_	9.2	LSB	LSB = 37.5-nA typ.
SID322A	I _{DACMISMATCH2}	Mismatch between IDAC1 and IDAC2 in Medium mode	_	_	6	LSB	LSB = 300-nA typ.
SID322B	I _{DACMISMATCH3}	Mismatch between IDAC1 and IDAC2 in High mode	_	_	5.8	LSB	LSB = 2.4-µA typ.
SID323	I _{DACSET8}	Settling time to 0.5 LSB for 8-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID324	I _{DACSET7}	Settling time to 0.5 LSB for 7-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	_	2.2	_	nF	5-V rating, X7R or NP0 cap.

Table 25. CSD ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
CSDv2 ADC	Specifications		•			I.	
SIDA94	A_RES	Resolution	_	_	10	bits	Auto-zeroing is required every millisecond
SID95	A_CHNLS_S	Number of channels - single ended	_	_	_	16	_
SIDA97	A-MONO	Monotonicity	_	_	Yes	-	V _{REF} mode
SIDA98	A_GAINERR_VREF	Gain error	_	0.6	-	%	Reference Source: SRSS (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} <2.7 V), (V _{REF} = 2.13 V, V _{DDA} >2.7 V)
SIDA98A	A_GAINERR_VDDA	Gain error	_	0.2	ı	%	Reference Source: SRSS (V _{REF} = 1.20 V, V _{DDA} < 2.2V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V)
SIDA99	A_OFFSET_VREF	Input offset voltage	-	0.5	-	LSB	After ADC calibration, Ref. Src = SRSS, (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V <v<sub>DDA < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)</v<sub>
SIDA99A	A_OFFSET_VDDA	Input offset voltage	_	0.5	-	LSB	After ADC calibration, Ref. Src = SRSS, (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V <v<sub>DDA < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)</v<sub>

Document Number: 002-21414 Rev. *J Page 50 of 76



Table 25. CSD ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SIDA100	A_ISAR_VREF	Current consumption	-	0.3	_	mA	CSD ADC Block current
SIDA100A	A_ISAR_VDDA	Current consumption	-	0.3	_	mA	CSD ADC Block current
SIDA101	A_VINS_VREF	Input voltage range - single ended	V _{SSA}	-	V _{REF}	V	(V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V <v<sub>DDA < 2.7 V), (V_{REF} = 2.13 V, V_{DDA} > 2.7 V)</v<sub>
SIDA101A	A_VINS_VDDA	Input voltage range - single ended	V _{SSA}	_	V _{DDA}	V	$(V_{REF} = 1.20 \text{ V}, V_{DDA} < 2.2 \text{ V}), \\ (V_{REF} = 1.6 \text{ V}, 2.2 \text{ V} < V_{DDA} < 2.7 \text{ V}), \\ (V_{REF} = 2.13 \text{ V}, V_{DDA} > 2.7 \text{ V})$
SIDA103	A_INRES	Input charging resistance	_	15	_	kΩ	-
SIDA104	A_INCAP	Input capacitance	_	41	_	pF	-
SIDA106	A_PSRR	Power supply rejection ratio (DC)	_	60	-	dB	-
SIDA107	A_TACQ	Sample acquisition time	-	10	-	μs	Measured with $50-\Omega$ source impedance. $10~\mu s$ is default software driver acquisition time setting. Settling to within 0.05% .
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2"(N+2)). Clock frequency = 50 MHz.	_	25	_	μs	Does not include acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2"(N+2)). Clock frequency = 50 MHz.	-	60	_	μs	Does not include acquisition time.
SIDA109	A_SND_VRE	Signal-to-noise and Distortion ratio (SINAD)	-	57	-	dB	Measured with 50-Ω source impedance
SIDA109A	A_SND_VDDA	Signal-to-noise and Distortion ratio (SINAD)	_	52	-	dB	Measured with 50-Ω source impedance
SIDA111	A_INL_VREF	Integral non-linearity. 11.6 ksps	_	_	2	LSB	Measured with 50-Ω source impedance
SIDA111A	A_INL_VDDA	Integral non-linearity. 11.6 ksps	-	_	2	LSB	Measured with 50-Ω source impedance
SIDA112	A_DNL_VREF	Differential non-linearity. 11.6 ksps	-	-	1	LSB	Measured with 50-Ω source impedance
SIDA112A	A_DNL_VDDA	Differential non- linearity. 11.6 ksps	-	-	1	LSB	Measured with 50-Ω source impedance



Digital Peripherals

Table 26. Timer/Counter/PWM (TCPWM) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID.TCPWM.1	I _{TCPWM1}	Block current consumption at 8 MHz	-	_	70	μA	All modes (TCPWM)
SID.TCPWM.2	I _{TCPWM2}	Block current consumption at 24 MHz	-	_	180	μA	All modes (TCPWM)
SID.TCPWM.2A	I _{TCPWM3}	Block current consumption at 50 MHz	-	-	270	μA	All modes (TCPWM)
SID.TCPWM.2B	I _{TCPWM4}	Block current consumption at 100 MHz	_	_	540	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	_	100	MHz	Fc max = Fcpu Maximum = 100 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input Trigger Pulse Width for all Trigger Events	2 / Fc	_	-	ns	Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. Fc is counter operating frequency.
SID.TCPWM.5	TPWM _{EXT}	Output Trigger Pulse widths	1.5 / Fc	_	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TC _{RES}	Resolution of Counter	1 / Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM Resolution	1 / Fc	-	-	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	2 / Fc	-	-	ns	Minimum pulse width between Quadrature phase inputs. Delays from pins should be similar.

Table 27. Serial Communication Block (SCB) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
Fixed I ² C	DC Specifica	tions				•	
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	30	μA	_
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	80	μA	_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	180	μA	_
SID152	I _{I2C4}	I2C enabled in Deep Sleep mode	-	-	1.7	μA	At 60 °C
Fixed I ² C	AC Specificat	tions					
SID153	F _{I2C1}	Bit Rate	-	-	1	Mbps	_
Fixed UAI	RT DC Specifi	ications					
SID160	I _{UART1}	Block current consumption at 100 kbps	-	-	30	μA	_
SID161	I _{UART2}	Block current consumption at 1000 kbps	_	-	180	μA	_
Fixed UAI	RT AC Specifi	ications					
SID162A	F _{UART1}	Bit Rate	_	-	3	Mbps	ULP Mode
SID162B	F _{UART2}		_	_	8		LP Mode
Fixed SPI	DC Specifica	itions					
SID163	I _{SPI1}	Block current consumption at 1 Mbps	-	_	220	μA	_

Document Number: 002-21414 Rev. *J Page 52 of 76



Table 27. Serial Communication Block (SCB) Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID164	I _{SPI2}	Block current consumption at 4 Mbps	_	_	340	μΑ	_
SID165	I _{SPI3}	Block current consumption at 8 Mbps	-	-	360	μΑ	_
SID165A	I _{SP14}	Block current consumption at 25 Mbps	-	_	800	μΑ	_
Fixed SPI	AC Specifica	tions for LP Mode (1.1 V) unless noted	other	wise.			
SID166	F _{SPI}	SPI Operating Frequency Master and Externally Clocked Slave	ı	ı	25	MHz	14-MHz max for ULP (0.9 V) mode
SID166A	F _{SPI_IC}	SPI Slave Internally Clocked	ı	ı	15	MHz	5-MHz max for ULP (0.9 V) mode
SID166B	F _{SPI_EXT}	SPI Operating Frequency Master (F _{SCB} is SPI Clock)	-	-	F _{SCB} /4	MHz	F _{SCB} max is 100 MHz in LP mode, 25 MHz max in ULP mode
Fixed SPI	Master mode	AC Specifications for LP Mode (1.1 V)	unles	s note	ed otherwis	se.	
SID167	T_{DMO}	MOSI Valid after SClock driving edge	_	-	12	ns	20-ns max for ULP (0.9 V) mode
SID168	T _{DSI}	MISO Valid before SClock capturing edge	5	ı	_	ns	Full clock, late MISO sampling
SID169	T _{HMO}	MOSI data hold time	0	ı	_	ns	Referred to Slave capturing edge
SID169A	T _{SSELMSCK1}	SSEL Valid to first SCK Valid edge	18	ı	_	ns	Referred to Master clock edge
SID169B	T _{SSELMSCK2}	SSEL Hold after last SCK Valid edge	18	ı	_	ns	Referred to Master clock edge
Fixed SPI	Slave mode	AC Specifications for LP Mode (1.1 V) ι	ınless	noted	dotherwise	Э.	
SID170	T _{DMI}	MOSI Valid before Sclock Capturing edge	5	-	_	ns	_
SID171A	T _{DSO_EXT}	MISO Valid after Sclock driving edge in Ext. Clk. mode	-	-	20	ns	35-ns max. for ULP (0.9 V) mode
SID171	T _{DSO}	MISO Valid after Sclock driving edge in Internally Clk. Mode	_	_	T _{DSO_EXT} + 3 × Tscb	ns	Tscb is Serial Comm. Block clock period.
SID171B	T _{DSO}	MISO Valid after Sclock driving edge in Internally Clk. Mode with Median filter enabled.	_	_	T _{DSO_EXT} + 4 × Tscb	ns	Tscb is Serial Comm. Block clock period.
SID172	T _{HSO}	Previous MISO data hold time	5	_	_	ns	_
SID172A	TSSEL _{SCK1}	SSEL Valid to first SCK Valid edge	65	_	_	ns	_
SID172B	TSSEL _{SCK2}	SSEL Hold after Last SCK Valid edge	65	_	_	ns	

LCD Specifications

Table 28. LCD Direct Drive DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID154	I _{LCDLOW}	Operating current in low-power mode	_	5	_	μΑ	16 × 4 small segment display at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	_
SID156	LCD _{OFFSET}	Long-term segment offset	-	20	-	mV	_
SID157	I _{LCDOP1}	PWM Mode current. 3.3-V bias. 8-MHz IMO. 25 °C.	_	0.6	_	mA	32 × 4 segments 50 Hz
SID158	I _{LCDOP2}	PWM Mode current. 3.3-V bias. 8-MHz IMO. 25 °C.	_	0.5	-	mA	32 × 4 segments 50 Hz

Document Number: 002-21414 Rev. *J Page 53 of 76



Table 29. LCD Direct Drive AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	_

Memory

Flash

Table 30. Flash DC Specifications [4]

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID173A	I _{PE}	Erase and program current	-	1	6	mA	

Table 31. Flash AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID174	T _{ROWWRITE}	Row write time (erase & program)	_	_	16	ms	Row = 512 bytes
SID175	T _{ROWERASE}	Row erase time	_	_	11	ms	_
SID176	T _{ROWPROGRAM}	Row program time after erase	_	_	5	ms	_
SID178	T _{BULKERASE}	Bulk erase time (1024 KB)	_	_	11	ms	_
SID179	T _{SECTORERASE}	Sector erase time (256 KB)	_	_	11	ms	512 rows per sector
SID178S	T _{SSERIAE}	Subsector erase time	_	_	11	ms	8 rows per subsector
SID179S	T _{SSWRITE}	Subsector write time; 1 erase plus 8 program times	_	_	51	ms	_
SID180S	T _{SWRITE}	Sector write time; 1 erase plus 512 program times	_	_	2.6	seconds	_
SID180	T _{DEVPROG}	Total device write time	_	_	15	seconds	_
SID181	F _{END}	Flash Endurance	100 k	_	_	cycles	_
SID182	F _{RET1}	Flash Retention. $T_A \le 25$ °C, 100 k P/E cycles	10	_	_	years	_
SID182A	F _{RET2}	Flash Retention. $T_A \le 85$ °C, 10 k P/E cycles	10	_	_	years	_
SID182B	F _{RET3}	Flash Retention. $T_A \le 55$ °C, 20 k P/E cycles	20	_	_	years	_
SID256	T _{WS100}	Number of Wait states at 100 MHz	3	_	_		_
SID257	T _{WS50}	Number of Wait states at 50 MHz	2	_			_

Note

Document Number: 002-21414 Rev. *J Page 54 of 76

^{4.} It can take as much as 16 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



System Resources

Power-on-Reset

Table 32. Power-On-Reset with Brown-out DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions		
Precise POR (PPOR) Specifications									
SID190	V _{FALLPPOR}	BOD trip voltage in Active and Sleep modes. V _{DDD} .	1.54	_	_	V	BOD Reset guaranteed for levels below 1.54 V		
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep. $V_{\rm DDD}$	1.54	_	_	V	_		
SID192A	$V_{\rm DDRAMP}$	Maximum power supply ramp rate (any supply)	-	1	100	mV/μs	Active mode		

Table 33. POR with Brown-out AC Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID194A		Maximum power supply ramp rate (any supply) in Deep Sleep	_	1	10	mV/μs	BOD operation guaranteed

Voltage Monitors

Table 34. Voltage Monitors DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID195R	V _{HVD0}		1.18	1.23	1.27	V	_
SID195	V _{HVDI1}		1.38	1.43	1.47	V	-
SID196	V _{HVDI2}		1.57	1.63	1.68	V	_
SID197	V _{HVDI3}		1.76	1.83	1.89	V	_
SID198	V _{HVDI4}		1.95	2.03	2.1	V	_
SID199	V _{HVDI5}		2.05	2.13	2.2	V	_
SID200	V _{HVDI6}		2.15	2.23	2.3	V	_
SID201	V _{HVDI7}		2.24	2.33	2.41	V	-
SID202	V _{HVDI8}		2.34	2.43	2.51	V	-
SID203	V _{HVDI9}		2.44	2.53	2.61	V	_
SID204	V _{HVDI10}		2.53	2.63	2.72	V	-
SID205	V _{HVDI11}		2.63	2.73	2.82	V	_
SID206	V _{HVDI12}		2.73	2.83	2.92	V	_
SID207	V _{HVDI13}		2.82	2.93	3.03	V	-
SID208	V _{HVDI14}		2.92	3.03	3.13	V	-
SID209	V _{HVDI15}		3.02	3.13	3.23	V	-
SID211	LVI_IDD	Block current	_	5	15	μA	_

Table 35. Voltage Monitors AC Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID212	T _{MONTRIP}	Voltage monitor trip time	-	1	170	ns	_

Document Number: 002-21414 Rev. *J Page 55 of 76



SWD and Trace Interface

Table 36. SWD and Trace Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID214	F_SWDCLK2	$1.7~V \le V_{DDD} \le 3.6~V$	I	-	25	MHz	LP mode. V _{CCD} = 1.1 V
SID214L	F_SWDCLK2L	$1.7 \text{ V} \leq \text{V}_{DDD} \leq 3.6 \text{ V}$	ı	1	12	MHz	ULP mode. V _{CCD} = 0.9 V.
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 * T	1	1	ns	_
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 * T	1	1	ns	_
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5 * T	ns	_
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	1	1	ns	_
SID214T	F_TRCLK_LP1	With Trace Data setup/hold times of 2/1 ns respectively	ı	1	75	MHz	LP Mode. V _{DD} = 1.1 V
SID215T	F_TRCLK_LP2	With Trace Data setup/hold times of 3/2 ns respectively	ı	1	70	MHz	LP Mode. V _{DD} = 1.1 V
SID216T	F_TRCLK_ULP	With Trace Data setup/hold times of 3/2 ns respectively	_	_	25	MHz	ULP Mode. V _{DD} = 0.9 V

Internal Main Oscillator

Table 37. IMO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID218	I _{IMO1}	IMO operating current at 8 MHz	_	9	15	μΑ	_

Table 38. IMO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID223	F _{IMOTOL1}	Frequency variation centered on 8 MHz	_	1	±2	%	_
SID227	T _{JITR}	Cycle-to-Cycle and Period jitter	_	±250	-	ps	_

Internal Low-Speed Oscillator

Table 39. ILO DC Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID231	I _{ILO2}	ILO operating current at 32 kHz	_	0.3	0.7	μΑ	_

Table 40. ILO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID234	T _{STARTILO1}	ILO startup time	_	-	7	116	Startup time to 95% of final frequency
SID236	T _{LIODUTY}	ILO Duty cycle	45	50	55	%	_
SID237	F _{ILOTRIM1}	32-kHz trimmed frequency	28.8	32	36.1	kHz	

Document Number: 002-21414 Rev. *J Page 56 of 76



Crystal Oscillator

Table 41. ECO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions				
MHz ECO	MHz ECO DC Specifications										
SID316	I _{DD_MHz}	Block operating current with Cload up to 18 pF	-	800	1600	μA	Max = 33 MHz, Type = 16 MHz				
MHz ECO	AC Specifications										
SID317	F_MHz	Crystal frequency range	16	_	35	MHz	-				
kHz ECO	DC Specification										
SID318	I _{DD_kHz}	Block operating current with 32-kHz crystal	_	0.38	1	μA	_				
SID321E	ESR32K	Equivalent Series Resistance	-	80	_	kΩ	_				
SID322E	PD32K	Drive level	_	_	1	μW	-				
kHz ECO	AC Specification										
SID319	F_kHz	32-kHz trimmed frequency	_	32.768	_	kHz	_				
SID320	Ton_kHz	Startup time	_	_	500	ms	_				
SID320E	F _{TOL32K}	Frequency tolerance	_	50	250	ppm	_				

External Clock

Table 42. External Clock Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID305	EXTCLK _{FREQ}	External Clock input Frequency	0	ı	100	MHz	_
SID306	EXTCLK _{DUTY}	Duty cycle; Measured at V _{DD/2}	45	1	55	%	_

PLL

Table 43. PLL Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID305P	PLL_LOCK	Time to achieve PLL Lock	_	16	35	μs	_
SID306P	PLL_OUT	Output frequency from PLL Block	_	_	150	MHz	_
SID307P	PLL_IDD	PLL Current	_	0.55	1.1	mA	Typ at 100 MHz out.
SID308P	PLL_JTR	Period Jitter	-	1	150	ps	100-MHz output frequency

Clock Source Switching Time

Table 44. Clock Source Switching Time Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID262	TCLK _{SWITCH}	Clock switching from clk1 to clk2 in clock periods ^[5]	_	-	4 clk1 + 3 clk2	periods	_

Note

Document Number: 002-21414 Rev. *J Page 57 of 76

^{5.} As an example, if the clk_path[1] source is changed from the IMO to the FLL (see Figure 4) then clk1 is the IMO and clk2 is the FLL.



FLL

Table 45. Frequency Locked Loop (FLL) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID450	FLL_RANGE	Input frequency range.	0.001	-	100	MHz	Lower limit allows lock to USB SOF signal (1 kHz). Upper limit is for External input.
SID451	FLL_OUT_DIV2	Output frequency range. V _{CCD} = 1.1 V	24.00	-	100.00	MHz	Output range of FLL divided-by-2 output
SID451A	FLL_OUT_DIV2	Output frequency range. V _{CCD} = 0.9 V	24.00	_	50.00	MHz	Output range of FLL divided-by-2 output
SID452	FLL_DUTY_DIV2	Divided-by-2 output; High or Low	47.00	-	53.00	%	_
SID454	FLL_WAKEUP	Time from stable input clock to 1% of final value on deep sleep wakeup	_	-	7.50	μs	With IMO input, less than 10 °C change in temperature while in Deep Sleep, and Fout ≥ 50 MHz.
SID455	FLL_JITTER	Period jitter (1 sigma at 100 MHz)	_	_	35.00	ps	50 ps at 48 MHz, 35 ps at 100 MHz
SID456	FLL_CURRENT	CCO + Logic current	_	1	5.50	μΑ/MHz	_

UDB

Table 46. UDB AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions			
Data Path	Performance					'	,			
SID249	F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	_	_	100	MHz	_			
SID250	F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	_	_	100	MHz	_			
SID251	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	_	-	100	MHz	_			
PLD Perfor	PLD Performance in UDB									
SID252	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	_	_	100	MHz	_			
Clock to O	utput Performanc	е								
SID253	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out	_	5	_	ns	_			
	Adaptor Specifica 10-pF load, 3-V V									
SID263	T _{LCLKDO}	LCLK to Output delay	_	_	11	ns	_			
SID264	T _{DINLCLK}	Input setup time to LCLCK rising edge	_	-	7	ns	_			
SID265	T _{DINLCLKHLD}	Input hold time from LCLK rising edge	5	_	_	ns	_			
SID266	T _{LCLKHIZ}	LCLK to Output tristated	1	-	28	ns	_			
SID267	T _{FLCLK}	LCLK frequency	_	_	33	MHz	_			
SID268	T _{LCLKDUTY}	LCLK duty cycle (percentage high)	40%	_	60%	%	_			

Document Number: 002-21414 Rev. *J Page 58 of 76



USB

Table 47. USB Specifications (USB requires LP Mode 1.1-V Internal Supply)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
USB Block	Specifications						
SID322U	Vusb_3.3	Device supply for USB operation	3.15	-	3.6	V	USB Configured
SID323U	Vusb_3	Device supply for USB operation (functional operation only)	2.85	-	3.6	٧	USB Configured
SID325U	lusb_config	Device supply current in Active mode	_	8	_	mA	V _{DDD} = 3.3 V
SID328	Isub_suspend	suspend Device supply current in Sleep mode		0.5	-	mA	V _{DDD} = 3.3 V, Device connected
SID329	Isub_suspend	Device supply current in Sleep mode	_	0.3	-	mA	V _{DDD} = 3.3 V, Device disconnected
SID330U	USB_Drive_Res	USB driver impedance	28	-	44	Ω	Series resistors are on chip
SID331U	USB_Pulldown	USB pull-down resistors in Host mode	14.25	-	24.8	kΩ	-
SID332U	USB_Pullup_ldle	Idle mode range	900	-	1575	Ω	Bus idle
SID333U	USB_Pullup	Active mode	1425	_	3090	Ω	Upstream device transmitting

QSPI

Table 48. QSPI Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SMIF QSPI Spe	ecifications. All	specs with 15-pF load.					
SID390Q	Fsmifclock	SMIF QSPI output clock frequency	-	-	80	MHz	LP mode (1.1 V)
SID390QU	Fsmifclocku	SMIF QSPI output clock frequency	_	_	50	MHz	ULP mode (0.9 V). Guaranteed by Char.
SID397Q	ldd_qspi	Block current in LP mode (1.1 V)	_	_	1900	μΑ	LP mode (1.1 V)
SID398Q	ldd_qspi_u	Block current in ULP mode (0.9 V)	_	_	590	μΑ	ULP mode (0.9 V)
SID391Q	Tsetup	Input data set-up time with respect to clock capturing edge	4.5	-	_	ns	_
SID392Q	Tdatahold	Input data hold time with respect to clock capturing edge	0	-	_	ns	_
SID393Q	Tdataoutvalid	Output data valid time with respect to clock falling edge	_	_	3.7	ns	7.5-ns max for ULP mode (0.9 V)
SID394Q	Tholdtime	Output data hold time with respect to clock rising edge	3	_	_	ns	_
SID395Q	Tseloutvalid	Output Select valid time with respect to clock rising edge	_	-	7.5	ns	15-ns max for ULP mode (0.9 V)
SID396Q	Tselouthold	Output Select hold time with respect to clock rising edge	0.5*Tsc lk	1	_	ns	Tsclk = Fsmifclk cycle time

Document Number: 002-21414 Rev. *J Page 59 of 76



Audio Subsystem

Table 49. Audio Subsystem Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
PDM Speci	ifications	-					
SID400P	PDM_IDD1	PDM Active current, Stereo operation, 1-MHz clock	-	175	-	μΑ	16-bit audio at 16 ksps
SID401	PDM_IDD2	PDM Active current, Stereo operation, 3-MHz clock	_	600	-	μΑ	24-bit audio at 48 ksps
SID402	PDM_JITTER	RMS Jitter in PDM clock	-200	_	200	ps	_
SID403	PDM_CLK	PDM Clock speed	0.384	_	3.072	MHz	_
SID403A	PDM_BLK_CLK	PDM Block input clock	1.024	_	49.152	MHz	_
SID403B	PDM_SETUP	Data input set-up time to PDM_CLK edge	10	_	-	ns	-
SID403C	PDM_HOLD	Data input hold time to PDM_CLK edge	10	-	-	ns	-
SID404	PDM_OUT	Audio sample rate	8	_	48	ksps	_
SID405	PDM_WL	Word Length	16	_	24	bits	_
SID406	PDM_SNR	Signal-to-Noise Ratio (A-weighted)	-	100	-	dB	PDM input, 20 Hz to 20 kHz BW
SID407	PDM_DR	Dynamic Range (A-weighted)	_	100	ı	dB	20 Hz to 20 kHz BW, – 60 dB FS
SID408	PDM_FR	Frequency Response	-0.2	_	0.2	dB	DC to 0.45. DC Blocking filter off.
SID409	PDM_SB	Stop Band	_	0.566	_	f	_
SID410	PDM_SBA	Stop Band Attenuation	_	60	_	dB	_
SID411	PDM_GAIN	Adjustable Gain	-12	_	10.5	dB	PDM to PCM, 1.5 dB/step
SID412	PDM_ST	Startup time	_	48	ı		WS (Word Select) cycles
I2S Specifi	cations. The same	for LP and ULP modes unless stat	ed otherwise.				
SID413	I2S_WORD	Length of I2S Word	8	_	32	bits	_
SID414	12S_WS	Word Clock frequency in LP mode	_	_	192	kHz	12.288-MHz bit clock with 32-bit word
SID414M	I2S_WS_U	Word Clock frequency in ULP mode	-	_	48	kHz	3.072-MHz bit clock with 32-bit word
SID414A	I2S_WS_TDM	Word Clock frequency in TDM mode for LP	_	_	48	kHz	Eight 32-bit channels
SID414X	I2S_WS_TDM_U	Word Clock frequency in TDM mode for ULP	_	_	12	kHz	Eight 32-bit channels
I2S Slave N	Mode						
SID430	TS_WS	WS Setup Time to the Following Rising Edge of SCK for LP Mode	5	_	-	ns	_
SID430U	TS_WS	WS Setup Time to the Following Rising Edge of SCK for ULP Mode	11	_	-	ns	_
SID430A	TH_WS	WS Hold Time to the Following Edge of SCK	TMCLK_SOC + 5	-	-	ns	-
SID432	TD_SDO	Delay Time of TX_SDO Transition from Edge of TX_SCK for LP mode	(TMCLK_SOC + 25)	_	TMCLK_SOC + 25	ns	Associated clock edge depends on selected polarity
SID432U	TD_SDO	Delay Time of TX_SDO Transition from Edge of TX_SCK for ULP mode	(TMCLK_SOC + 70)	_	TMCLK_SOC + 70	ns	Associated clock edge depends on selected polarity

Document Number: 002-21414 Rev. *J Page 60 of 76



Table 49. Audio Subsystem Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID433	TS_SDI	RX_SDI Setup Time to the Following Edge of RX_SCK in Lp Mode	5	_	-	ns	-
SID433U	TS_SDI	RX_SDI Setup Time to the Following Edge of RX_SCK in ULP mode	11	-	-	ns	-
SID434	TH_SDI	RX_SDI Hold Time to the Rising Edge of RX_SCK	TMCLK_SOC + 5	_	-	ns	_
SID435	TSCKCY	TX/RX_SCK Bit Clock Duty Cycle	45	_	55	%	_
I2S Master	Mode						
SID437	TD_WS	WS Transition Delay from Falling Edge of SCK in LP mode	-10	_	20	ns	-
SID437U	TD_WS_U	WS Transition Delay from Falling Edge of SCK in ULP mode	-10	_	40	ns	-
SID438	TD_SDO	SDO Transition Delay from Falling Edge of SCK in LP mode	-10	_	20	ns	-
SID438U	TD_SDO	SDO Transition Delay from Falling Edge of SCK in ULP mode	-10	_	40	ns	_
SID439	TS_SDI	SDI Setup Time to the Associated Edge of SCK	5	_	-	ns	Associated clock edge depends on selected polarity
SID440	TH_SDI	SDI Hold Time to the Associated Edge of SCK	TMCLK_SOC +	-	-	ns	T is TX/RX_SCK Bit Clock period. Associated clock edge depends on selected polarity.
SID443	TSCKCY	SCK Bit Clock Duty Cycle	45	_	55	%	_
SID445	FMCLK_SOC	MCLK_SOC Frequency in LP mode	1.024	_	98.304	MHz	FMCLK_SOC = 8 * Bit-clock
SID445U	FMCLK_SOC_U	MCLK_SOC Frequency in ULP mode	1.024	_	24.576	MHz	FMCLK_SOC_U = 8 * Bit-clock
SID446	TMCLKCY	MCLK_SOC Duty Cycle	45	_	55	%	_
SID447	TJITTER	MCLK_SOC Input Jitter	-100	_	100	ps	_

Document Number: 002-21414 Rev. *J Page 61 of 76



Smart I/O

Table 50. Smart I/O Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details / Conditions
SID420	SMIO_BYP	Smart I/O Bypass delay	_	_	2	ns	-
SID421	SMIO_LUT	Smart I/O LUT prop delay	-	8	_	ns	-

Precision ILO (PILO)

Table 51. PILO Specifications

Spec ID#	Parameter	Description		Тур	Max	Unit	Details / Conditions		
SID 430R	I _{PILO}	Operating current	_	1.2	4	μΑ	_		
SID431	F_PILO	PILO nominal frequency	_	32768	-	Hz	T = 25 °C with 20-ppm crystal		
SID432R	ACC_PILO	PILO accuracy with periodic calibration	-500	_	500	ppm	_		

Document Number: 002-21414 Rev. *J Page 62 of 76



Ordering Information

Table 52 lists the CY8C61x6 and CY8C61x7 part numbers and features. All devices include QSPI SMIF, ADC, DAC, 9 SCBs, USB-FS, 32 TCPWMs, 2 PDM, and I2S. See also the product selector guide.

Table 52. Marketing Part Numbers

Family	MPN	CPU Speed (CM4)	CPU Speed (CM0+)	Single CPU/Dual CP	AT/ATN	Flash (KB)	SRAM (KB)	No of CTBMs	No. of UDBs	CapSense	GPIOs	CRYPTO	PDM-PCM	SIMO BUCK	Secure Boot	Package
60	CY8C6036BZI-F04	150	_	Single	LP	512	128	0	0	No	100	No	No	No	No	124-BGA
	CY8C6016BZI-F04	50	_	Single	ULP	512	128	0	0	No	100	No	No	No	No	124-BGA
	CY8C6116BZI-F54	50	-	Single	ULP	512	128	1	12	Yes	100	Yes	Yes	Yes	No	124-BGA
	CY8C6136BZI-F14	150	-	Single	LP	512	128	0	0	Yes	100	No	Yes	Yes	No	124-BGA
	CY8C6136BZI-F34	150	-	Single	LP	512	128	1	12	Yes	100	No	Yes	Yes	No	124-BGA
	CY8C6137BZI-F14	150	_	Single	LP	1024	288	0	0	Yes	100	No	Yes	Yes	No	124-BGA
	CY8C6137BZI-F34	150	_	Single	LP	1024	288	1	12	Yes	100	No	Yes	Yes	No	124-BGA
61	CY8C6137BZI-F54	150	_	Single	LP	1024	288	1	12	Yes	100	Yes	Yes	Yes	No	124-BGA
	CY8C6117BZI-F34	50	_	Single	ULP	1024	288	1	12	Yes	100	No	Yes	Yes	No	124-BGA
	CY8C6136FTI-F42	150	_	Single	LP	512	128	0	0	Yes	62	Yes	Yes	Yes	No	Thin
	CY8C6136FDI-F42	150	_	Single	LP	512	128	0	0	Yes	62	Yes	Yes	Yes	No	80-WLCSP
	CY8C6137FDI-F02	150	_	Single	LP	1024	288	0	0	No	62	No	Yes	Yes	No	80-WLCSP
	CY8C6117FDI-F02	50	_	Single	ULP	1024	288	0	0	No	62	No	Yes	Yes	No	80-WLCSP

Document Number: 002-21414 Rev. *J Page 63 of 76



PSoC 6 MPN Decoder CY XX 6 A B C DD E - FF G H I JJ K L

Field	Description	Values	Meaning
CY	Cypress	CY	Cypress
		8C	Standard
XX	Firmware	В0	Secure Boot v1
		S0	Std. Secure - AWS
6	Architecture	6	PSoC 6
		0	Value
		1	Programmable
Α	Line	2	Performance
		3	Connectivity
		4	Security
		2	100 MHz
В	Speed	3	150 MHz
		4	150/50 MHz
		0-3	Reserved
		4	256K/128K
		5	512K/256K
С	Memory Size (Flash/SRAM)	6	512K/128K
		7	1024K/288K
		8	1024K/512K
		9	Reserved
		Α	2048K/1024K
		AZ, AX	TQFP
		LQ	QFN
DD	Package	BZ	BGA
		FM	M-CSP
		FN, FD, FT	WLCSP

Field	Description	Values	Mooning
rieia	Description		Meaning
		С	Consumer
E	Temperature Range	I	Industrial
		Q	Extended Industrial
			Cypress internal
FF	Feature Code	S2-S6	Oypicss internal
		BL	Integrated BLE
G	CPU Core	F	Single Core
	CFO Cole	D	Dual Core
Н	Attributes Code	0–9	Feature set
		1	31–50
	GPIO count	2	51–70
'	GI 10 count	3	71–90
		4	91–110
JJ	Engineering sample (optional)	ES	Engineering samples or not
К	Die Revision		Base
_ ^	(optional)	A1–A9	Die revision
L	Tape/Reel Shipment (optional)	Т	Tape and Reel shipment



Packaging

This product line is offered in 124-BGA $^{[6]}$ and 80-ball WLCSP packages in 0.43 mm and 0.33 mm $^{[6]}$ heights. The 124-BGA package qualification is in process.

Table 53. Package Dimensions

Spec ID#	Package	Package Drawing Number	
PKG_1	124-BGA	124-BGA, 9 mm \times 9 mm \times 1 mm height with 0.65-mm pitch	001-97718
PKG_2	80-WLCSP	80-WLCSP, 3.7 mm \times 3.2 mm \times 0.43 mm height with 0.35-mm pitch	002-20310
PKG_3	Thin 80-WLCSP	Thin 80 -WLCSP, 3.7 mm \times 3.3 mm \times 0.33mm height with 0.35-mm pitch	002-23411

Table 54. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Unit
T _A	Operating ambient temperature	-	-40	25	85	°C
T_J	Operating junction temperature	-	-40	_	100	°C
T_{JA}	Package θ _{JA} (124-BGA)	_	_	36.2	_	°C/watt
T_{JC}	Package θ _{JC} (124-BGA)	-	_	15	_	°C/watt
T_{JA}	Package θ _{JA} (80-WLCSP)	-	_	20.4	_	°C/watt
T_{JC}	Package θ _{JC} (80-WLCSP)	-	_	0.2	_	°C/watt
T_{JA}	Package θ_{JA} (Thin 80-WLCSP)	-	_	20.4	_	°C/watt
T_JC	Package θ_{JC} (Thin 80-WLCSP)	-	-	0.2	_	°C/watt

Table 55. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

Table 56. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
124-BGA	MSL 3
80-WLCSP Packages	MSL 1

Note

^{6.} The 124-BGA and Thin 80-WLCSP packages are in the process of qualification.



□0.08|C| 124 x Øb В - (datum B) A1 BALL 2 3 4 5 6 7 8 9 10 11 12 13 CORNER 00000000000 000000000000 PIN A1 CORNER 0000000000000 D Ε eD SD D G D1 Н (datum A) ++000 0000++ ++0000 000000000000 М 0000000000000 900000 \$ 0000 P P еE **TOP VIEW** SIDE VIEW **BOTTOM VIEW**

Figure 14. 124-BGA 9.0 × 9.0 ×1.0 mm

0)///4001		DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.	
А	-	-	1.00	
A1	0.16	0.21	0.26	
D	8.90	9.00	9.10	
E	8.90	9.00	9.10	
D1		7.80 BSC		
E1	7.80 BSC			
MD	13			
ME	13			
N	124			
Ø b	0.25	0.30	0.35	
eD	0.65 BSC			
eE	0.65 BSC			
SD	0			
SE	0			

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X MF.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- **SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
 "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- 9. JEDEC SPECIFICATION NO. REF.: MO-280.

001-97718 *B



Ν

0.030(4X) ↶ -A-A1 CORNER D1 A1 CORNER eD A B C D E F в . С D E F eЕ 車車 М М Ρ 1 2 3 4 5 6 7 8 9 10 11 øb(80X) TOP VIEW Ф Ø0.015₩ C Ø0.050₩ C A B BOTTOM VIEW

Figure 15. 80-Ball WLCSP 3.676 × 3.190 × 0.467 mm

-Backside Coating : 0.025mr		0 0 0 0	0 0000
1	[-C-] SEATING PLANE SIDE V	1/EW	· _

CVMDOL	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
Α	0.387	0.427	0.467
A1	0.122	_	0.182
D	3	.676 BS	С
Е	3.190 BSC		
D1	3.031 BSC		
E 1	2	.450 BS	С
n	80		
Øb	0.188 0.218 0.248		
eD	0.303 BSC		
eE	0.350 BSC		

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

002-20310 *A




Figure 16. Thin 80-Ball WLCSP 3.676 × 3.190 × 0.33 mm

	DIMENSIONS		
SYMBOL	MIN	NOM	MAX
А	-	-	0.33
A1	0.081	-	-
D		3.676 BSC	
E		3.190 BSC	
D1	3.031 BSC		
E1	2.450 BSC		
MD	11		
ME	15		
N	80		
Øb	0.1035 0.1150 0.1265		0.1265
eD	0.303 BSC		
еE	0.350 BSC		
SD	0.00 BSC		
SE	0.00 BSC		

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6 "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW, WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. JEDEC SPECIFICATION NO. REF. : N/A

002-23411 **



Acronyms

Acronym	Description
3DES	triple DES (data encryption standard)
ADC	analog-to-digital converter
AES	advanced encryption standard
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
AMUX	analog multiplexer
AMUXBUS	analog multiplexer bus
API	application programming interface
Arm [®]	advanced RISC machine, a CPU architecture
BGA	ball grid array
BOD	brown-out detect
CAD	computer aided design
cco	current controlled oscillator
CM0+	Cortex-M0+, an Arm CPU
CM4	Cortex-M4, an Arm CPU
CMAC	cipher-based message authentication code
CMOS	complementary metal-oxide-semiconductor, a process technology for IC fabrication
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
CSD	CapSense Sigma-Delta
csx	Cypress mutual capacitance sensing method. See also CSD
DAC	digital-to-analog converter, see also IDAC, VDAC
DAP	debug access port
DES	data encryption standard
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DSI	digital system interconnect
DU	data unit
ECC	elliptic curve cryptography
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
ESD	electrostatic discharge
ETM	embedded trace macrocell
FIFO	first-in, first-out
FLL	frequency locked loop
FPU	floating-point unit

Аскоруст	Description
Acronym	Description
FS	full-speed
GND	Ground
GPIO	general-purpose input/output, applies to a PSoC pin
HMAC	Hash-based message authentication code
HSIOM	high-speed I/O matrix
I/O	input/output, see also GPIO, DIO, SIO, USBIO
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
I ² S	inter-IC sound
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
IoT	internet of things
IPC	inter-processor communication
IRQ	interrupt request
ISR	interrupt service routine
JTAG	Joint Test Action Group
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol
LP	low power
LS	low-speed
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MCWDT	multi-counter watchdog timer
MISO	master-in slave-out
MMIO	memory-mapped input output
MOSI	master-out slave-in
MPU	memory protection unit
MSL	moisture sensitivity level
Msps	million samples per second
MTB	micro trace buffer
MUL	multiplier
NC	no connect
NMI	nonmaskable interrupt
NVIC	nested vectored interrupt controller

Document Number: 002-21414 Rev. *J Page 69 of 76



Acronym	Description
OTP	one-time programmable
OVT	overvoltage tolerant
PASS	programmable analog subsystem
PCB	printed circuit board
PCM	pulse code modulation
PDM	pulse density modulation
PHY	physical layer
PICU	port interrupt control unit
PLL	phase-locked loop
PMIC	power management integrated circuit
POR	power-on reset
PPU	peripheral protection unit
PRNG	pseudo random number generator
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
QD	quadrature decoder
QSPI	quad serial peripheral interface
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
ROM	read-only memory
RSA	Rivest–Shamir–Adleman, a public-key cryptography algorithm
RTC	real-time clock
RX	receive
S/H	sample and hold
SAR	successive approximation register
SARMUX	SAR ADC multiplexer bus
SCB	serial communication block
SFlash	supervisory flash
SHA	secure hash algorithm
SINAD	signal to noise and distortion ratio
SNR	signal-to-noise ration
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SRAM	static random access memory
SROM	supervisory read-only memory
SRSS	system resources subsystem
SWD	serial wire debug, a test protocol
SWJ	serial wire JTAG
SWO	single wire output

Acronym	Description
SWV	serial-wire viewer
TCPWM	timer, counter, pulse-width modulator
TDM	time division multiplexed
TQFP	thin quad flat package
TRM	technical reference manual
TRNG	true random number generator
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
ULP	ultra-low power
USB	Universal Serial Bus
WCO	watch crystal oscillator
WDT	watchdog timer
WIC	wakeup interrupt controller
WLCSP	wafer level chip scale package
XIP	execute-in-place
XRES	external reset input pin



Document Conventions

Unit of Measure

Table 57. Unit of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
ΜΩ	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad

Table 57. Unit of Measure (continued)

Symbol	Unit of Measure
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt



Errata

This section describes the errata for the PSoC 61 Product Family. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device's datasheet for a complete functional description. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	Device Characteristics	
CY8C6xx	PSoC 61 Product Family	

PSoC 61 Qualification Status

Production

PSoC 61 Errata Summary

Noise is caused in supply and ground traces when multiple outputs switch. The amount of noise is dependent on the number of outputs, the drive strength of the output drivers, the frequency of the switching, and the impact on specific ports. The noise is worse at higher voltages ($V_{DD} = 2.7 \text{ V}$ and higher) and should not be an issue with 1.8 V externally regulated (that is, $V_{DD} = 1.8 \text{ V} \pm 5\%$) designs.

For cases where there are large numbers of GPIOs switching simultaneously, the following errata conditions are applicable. Note that the exact number cannot be specified as there are too many system-dependent conditions.

This table defines the errata applicability to available PSoC 61 family devices.

Items	CY8C6XX	Silicon Revision	Fix Status
[1] Drive mode strength must be limited.	All	*C silicon	Investigation underway. Fix planned by Q3'20
[2] CapSense use is restricted to Ports 6 and 7 with switching restrictions on other ports.	All	*C silicon	Investigation underway. Fix planned by Q3'20
[3] Switching noise can cause ADC errors due to voltage reference noise.	All	*C silicon	Investigation underway. Fix planned by Q3'20
[4] Port Usage restrictions must be applied.	All	*C silicon	Investigation underway. Fix planned by Q3'20
[5] MHz ECO usage requires Ports 11, 12, and 13 be restricted to slow slew rate (2.5-MHz max frequency).	All	*C silicon	Investigation underway. Fix planned by Q3'20

Drive mode strength must be limited.		
Problem Definition	There are four Drive mode strengths: DM0, DM1, DM2, and DM3, DM0 being the strongest and DM3 the weakest in order. Usage of DM0 can cause noise in supply and ground lines for simultaneous outputs switching. Drive mode strength must be limited to DM2 for all GPIOs except for the 80 MHz QSPI clock which may use DM1. The V _{OL} and V _{OH} specs are affected as follows (also applies to V _{DDIO} , V _{DDIOA} , and V _{DDA} pins):	
Flobietii Deliiliilioti	V _{DD} < 2.7 V:	
	$V_{OL} = 0.5 \text{ V} @ I_{OL} = 6 \text{ mA. } V_{OH} = V_{DD} - 0.5 \text{ V}, I_{OH} = 6 \text{ mA.}$	
	V _{DD} ≥ 2.7 V:	
	$V_{OL} = 0.4 @ I_{OL} = 6 \text{ mA. } V_{OH} = V_{DD} - 0.5 \text{ V}, I_{OH} = 6 \text{ mA.}$	
Parameters Affected	Drive mode settings.	
Trigger Condition(s)	Simultaneous outputs switching with high drive strength	
Scope of Impact	Causes supply and ground noise, which can affect ADC and CapSense operation	
Workaround	Follow drive mode strength restrictions. Drive Mode 2 (DM2) should be used for all ports except for the 80-MHz QSPI clock, which should be DM1	
Fix Status	Investigation underway. Fix planned by Q3'20.	

Document Number: 002-21414 Rev. *J Page 72 of 76



2. CapSense use is restricted to Ports 6 and 7 with switching restrictions on other ports.		
Problem Definition	GPIO simultaneous switching creates noise which can affect CapSense accuracy in unrestricted use	
Parameters Affected	CapSense sensitivity and accuracy	
Trigger Condition(s)	Noise caused by GPIO simultaneous output switching during CapSense operation	
Scope of Impact	CapSense may produce erroneous results due to noise coupling from switching GPIOs.	
Workaround	For CapSense usage, the following restrictions apply: a. Limit switching on Port 1 to 1 MHz (no more than 2 outputs) with slow slew rate. b. CapSense pins are restricted to Ports 6 and 7. No other GPIO output activity is allowed on Ports 6 and 7. c. Switching in Ports 5 and 8 is restricted to 1 MHz (no more than 2 outputs) with slow slew rate setting. CapSense must use the SRSS reference.	
Fix Status	Investigation underway. Fix planned by Q3'20.	

3. Switching noise can cause ADC errors due to voltage reference noise.		
Problem Definition	12-bit SAR ADC Counts are affected by switching noise	
Parameters Affected	ADC accuracy	
Trigger Condition(s)	Switching noise caused by GPIO simultaneous switching	
Scope of Impact	ADC accuracy will be impacted	
Workaround	Restrict switching on Ports 9 and 10 (analog input ports). The Programmable Analog Sub-System (PASS), including the SAR ADC, is connected to Ports 9 and 10. With no switching on Ports 9 and 10, the ADC error may be up to 4 LSB counts. Switching in Ports 9 and 10 is restricted to 1 MHz (no more than 2 outputs) with slow slew rate setting and, in this case, the ADC error may be up to 12 counts.	
Fix Status	Investigation underway; Fix planned by Q3'20.	

4. Port Usage restrictions must be applied.		
Problem Definition	GPIO simultaneous switching causes supply and ground noise that adversely affects other on-chip subsystems).	
Parameters Affected	CapSense and ADC results	
Trigger Condition(s)	GPIO simultaneous switching with unrestricted strengths and frequency.	
Scope of Impact	Incorrect results may cause false sensing or failure to sense for CapSense and inaccurate results for the SAR ADC (may not deliver 12-bit accuracy).	
	Follow Port Usage restrictions:	
	a. Switching on Port 0 must be restricted to less than 8 MHz.	
Workaround	b. Switching on Port 1 must be restricted to less than 1 MHz with slow rate and no more than 2 outputs.	
	c. Ports 9 and 10 must be restricted to 8 MHz when not using the ADC and the restrictions stated earlier used when the ADC is used.	
	d. Use VREF from System Resource Subsystem (SRSS) for CapSense	
Fix Status	Investigation underway. Fix planned by Q3'20.	

Document Number: 002-21414 Rev. *J Page 73 of 76



5. MHz ECO usage requires Ports 11, 12, and 13 be restricted to slow slew rate (2.5-MHz max frequency).		
Problem Definition	MHz ECO is sensitive to GPIO switching noise on adjacent I/O ports and requires edge rates be restricted when the MHz ECO is used.	
Parameters Affected	Slew rate is restricted to slow switching and this affects switching frequency which is restricted to 2.5 MHz.	
Trigger Condition(s)	Usage of fast slew rates on ECO Port and adjacent port (Ports 11 and 12).	
Scope of Impact	Slew rates must be restricted to slow mode for reliable ECO operation. Note this includes the QSPI interface port (Port 11).	
Workaround	None	
Fix Status	Investigation underway. Resolution planned by Q3 20.	

Document Number: 002-21414 Rev. *J Page 74 of 76



Revision History

Revision	ECN	Submission Date	Description of Change	
**	5896512	09/27/2017	New datasheet	
*A	5956122	11/03/2017	Corrected typo in Development Support.	
*B	5974156	11/29/2017	Updated Table 5. Updated SID84 description and conditions. Updated Table 13. Updated max value for SID223. Updated min and max values of SID432R. Updated Table 39. Updated Revision History	
*C	6065337	02/10/2018	Updated Active CPU power consumption in 32-bit Dual Core CPU Subsystem. Updated Table 5, Table 6, Table 16, Table 21, Table 32, and Table 35. Updated min value for SID4B and SID291. Updated Fixed UART AC specifications. Updated SID190 and removed SID194. Removed SID226. Updated max value for SID234. Updated Revision History.	
*D	6190455	05/29/2018	Corrected typo in the block diagram. Updated 80-ball WLCSP package diagram.	
*E	6215538	06/26/2018	Updated Features and Ordering Information. Updated IMO Clock Source: Corrected the IMO tolerance and locking information and TCPWM and PLL description errors. Updated Packaging: Added Thin 80-WLCSP package dimension and package diagram. Updated Table 39, Table 40, and Table 42.	
*F	6221434	09/08/2018	Removed Preliminary document status. Corrected units usage throughout the document. Added note explaining Fc for the SID.TCPWM.4 parameter. Updated Features, CPU, Flash, ILO Clock Source, Watchdog Timer (WDT), Serial Communication Blocks (SCB), Ordering Information, Packaging, and Acronyms. Removed "Errata" section. Updated package diagram (spec 001-97718 *A to *B) in Packaging. Updated Figure 2. Added a note in Table 2. Updated Table 5, Table 6 through Table 8, Table 15, Table 18, Table 21, Table 30, Table 32, and Table 36.	
*G	6658244	09/20/2019	Updated the title. Updated Ordering Information. Added UDB in Acronyms.	
*H	6757930	12/20/2019	Updated Features. Updated Blocks and Functionality and Functional Description. Updated Pinouts and Power Supply Considerations.	
*	6842918	03/31/2020	Updated Features. Updated Functional Description. Updated Pinouts. Updated PSoC 6 MPN Decoder.	
*J	6898008	06/22/2020	Updated Development Ecosystem, GPIO, and LCD sections. Added External Crystal Oscillators. Updated Errata	

Document Number: 002-21414 Rev. *J Page 75 of 76



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2017-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whos

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-21414 Rev. *J Revised June 22, 2020 Page 76 of 76