

# PSoC 6 MCU: CY8C61x4 Datasheet

PSoC 61 MCU

# **General Description**

PSoC<sup>®</sup> 6 MCU is a high-performance, ultra-low-power and secured MCU platform, purpose-built for IoT applications. The CY8C61x4 product line, based on the PSoC 6 MCU platform, is a combination of a dual CPU microcontroller with low-power flash technology, digital programmable logic, high-performance analog-to-digital conversion and standard communication and timing peripherals.

# Features

**Note:** In PSoC 61 the Cortex M0+ is reserved for system functions, and is not available for applications.

# 32-bit Dual CPU Subsystem

- 150-MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M4F (CM4) with single-cycle multiply (Floating Point and Memory Protection Unit)
- 100-MHz Cortex-M0+ (CM0+) with single-cycle multiply and MPU
- User-selectable core logic operation at either 1.1 V or 0.9 V
- Active CPU current slope with 1.1-V core operation
  □ Cortex-M4: 40 µA/MHz
  □ Cortex-M0+: 20 µA/MHz
- Active CPU current slope with 0.9-V core operation □ Cortex-M4: 22 µA/MHz
- □ Cortex-M0+: 15 µA/MHz
- Three DMA controllers

# **Memory Subsystem**

- 256-KB application flash and 32-KB supervisory flash (SFlash); read-while-write (RWW) support. Two 8-KB flash caches, one for each CPU.
- 128-KB SRAM with programmable power control and retention granularity
- One-time-programmable (OTP) 1-Kb eFuse array

# Low-Power 1.7-V to 3.6-V Operation

- Six power modes for fine-grained power management
- Deep Sleep mode current of 7 µA with 64-KB SRAM retention
- On-chip DC-DC Buck converter, <1-µA quiescent current
- Backup domain with 64 bytes of memory and real-time clock

# **Flexible Clocking Options**

- 8-MHz internal main oscillator (IMO) with ±2% accuracy
- Ultra-low-power 32-kHz internal low-speed oscillator (ILO)
- On-chip crystal oscillators (16 to 35 MHz, and 32 kHz)
- Phase-locked loop (PLL) for multiplying clock frequency
- Frequency-locked loop (FLL) for multiplying IMO frequency

# Quad-SPI (QSPI)/Serial Memory Interface (SMIF)

- Execute-In-Place (XIP) from external Quad SPI Flash
- On-the-fly encryption and decryption
- 4-KB cache for greater XIP performance with lower power
- Supports single, dual, and quad interfaces with throughput up to 320 Mbps

# Segment LCD Drive

- Supports up to 61 segments and up to 8 commons
- Operates in System Deep Sleep mode

# **Serial Communication**

- Six run-time configurable serial communication blocks (SCBs)
   Five SCBs: configurable as SPI, I<sup>2</sup>C, or UART
   One Deep Sleep SCB: configurable as SPI or I<sup>2</sup>C
- USB Full-Speed device interface
- One CAN FD block

# **Timing and Pulse-Width Modulation**

- Twelve timer/counter pulse-width modulators (TCPWMs)
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals

# **Programmable Analog**

- Two 12-bit 2-Msps SAR ADCs with synchronized sampling, differential and single-ended modes, 16-channel sequencer with result averaging, and Deep Sleep operation
- One 12-bit voltage-mode digital-to-analog converter (DAC) with < 2-µs settling time
- Two low-power comparators available in Deep Sleep and Hibernate modes
- Two opamps with low-power operation modes
- Always-on low frequency Deep Sleep operation
- Built-in temperature sensor connected to ADC

# Up to 62 Programmable GPIOs

- One Smart I/O<sup>™</sup> port (6 I/Os) enables Boolean operations on GPIO pins; available during system Deep Sleep
- Programmable drive modes, strengths, and slew rates
- Two overvoltage-tolerant (OVT) pins

Cypress Semiconductor Corporation Document Number: 002-33480 Rev. \*E 198 Champion Court



# **Capacitive Sensing**

- Cypress CapSense<sup>®</sup> Sigma-Delta (CSD) provides best-in-class SNR, liquid tolerance, and proximity sensing
- Enables dynamic usage of both self and mutual sensing
- Automatic hardware tuning (SmartSense<sup>™</sup>)

# Security Built into Platform Architecture

- Authentication during boot using hardware hashing
- All debug and test ingress paths can be disabled
- Up to eight protection contexts

# Cryptography Accelerators

- Hardware acceleration for symmetric and asymmetric cryptographic methods and hash functions
- True random number generation (TRNG) function

# Packages

■ 80-TQFP, 64-TQFP, 68-QFN

# **Device Identification and Revisions**

- Product line ID (12-bit): 0x10E
- Major/Minor die revision ID: 1/3
- Firmware Revisions: ROM Boot: 8.1, Flash Boot: 3.1.0.528 (see Boot Code section)

This product line has a JTAG ID which is available through the SWJ interface. It is a 32-bit ID, where:

- The most significant digit is the device revision, based on the Major Die Revision
- The next four digits correspond to the part number, for example "E4B0" as a hexadecimal number
- The three least significant digits are the manufacturer ID, in this case "069" as a hexadecimal number

The Silicon ID system call can be used by firmware to get Silicon ID and ROM Boot data. For more information, see the technical reference manual (TRM).

The Flash Boot version can be read directly from designated addresses 0x1600 2004 and 0x1600 2018. For more information, see the technical reference manual (TRM).



# Contents

| Development Ecosystem          | 4 |
|--------------------------------|---|
| PSoC 6 MCU Resources           | 4 |
| ModusToolbox Software          | 5 |
| Blocks and Functionality       | 6 |
| Functional Description         | 8 |
| CPU and Memory Subsystem       | 8 |
| System Resources               |   |
| Programmable Analog Subsystems |   |
| Programmable Digital           |   |
| Fixed-Function Digital         |   |
| GPIO                           |   |
| CapSense Subsystem             |   |
| Pinouts                        |   |
| Power Supply Considerations    |   |
| Electrical Specifications      |   |
| Absolute Maximum Ratings       |   |
| Device-Level Specifications    |   |
|                                |   |

| Analog Peripherals                      | 44 |
|---|----|
| Digital Peripherals                     | 54 |
| Memory                                  | 57 |
| System Resources                        | 58 |
| Ordering Information                    | 63 |
| PSoC 6 MPN Decoder                      | 63 |
| Packaging                               | 65 |
| Acronyms                                | 69 |
| Document Conventions                    |    |
| Units of Measure                        | 71 |
| Revision History                        | 72 |
| Sales, Solutions, and Legal Information | 73 |
| Worldwide Sales and Design Support      | 73 |
| Products                                | 73 |
| PSoC® Solutions                         | 73 |
| Cypress Developer Community             | 73 |
| Technical Support                       |    |
|   |    |



# **Development Ecosystem**

# **PSoC 6 MCU Resources**

Cypress provides a wealth of data at www.cypress.com to help you select the right PSoC device and quickly and effectively integrate it into your design. The following is an abbreviated list of resources for PSoC 6 MCU:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 6 MCU
- Application Notes cover a broad range of topics, from basic to advanced level, and include the following:
   AN221774: Getting Started with PSoC 6 MCU
  - □ AN218241: PSoC 6 MCU Hardware Design Guide
- □ AN213924: PSoC 6 MCU Device Firmware Update Guide
- □ AN215656: PSoC 6 MCU Dual-CPU System Design
- □ AN219528: PSoC 6 MCU Power Reduction Techniques
- □ AN2213526.1 SOC 0 MCO 1 ower reduction rechniques
- □ AN85951: PSoC 4, PSoC 6 MCU CapSense Design Guide
- Code Examples demonstrate product features and usage, and are also available on Cypress GitHub repositories.
- Technical Reference Manuals (TRMs) provide detailed descriptions of PSoC 6 MCU architecture and registers.

- PSoC 6 MCU Programming Specification provides the information necessary to program PSoC 6 MCU nonvolatile memory
- Development Tools
  - □ The ModusToolbox<sup>®</sup> software enables cross platform code development with a robust suite of tools and software libraries
  - □ There is no kit available for the PSoC 61 product line. However, the CY8CKIT-062S4 PSoC 62S4 Pioneer Kit is available: a low-cost hardware platform that enables design and debug of the PSoC 62 CY8C62x5 product line.
  - PSoC 6 CAD libraries provide footprint and schematic support for common tools. BSDL files and IBIS models are also available.
- Training Videos are available on a wide range of topics including the PSoC 6 MCU 101 series
- Cypress Developer Community enables connection with fellow PSoC developers around the world, 24 hours a day, 7 days a week, and hosts a dedicated PSoC 6 MCU Community



## ModusToolbox Software

ModusToolbox Software is Cypress' comprehensive collection of multi-platform tools and software libraries that enable an immersive development experience for creating converged MCU and wireless systems. It is:


- Comprehensive it has the resources you need
- Flexible you can use the resources in your own workflow
- Atomic you can get just the resources you want

Cypress provides a large collection of code repositories on GitHub. This includes:

- Board Support Packages (BSPs) aligned with Cypress kits
- Low-level resources, including a hardware abstraction layer (HAL) and peripheral driver library (PDL)
- Middleware enabling industry-leading features such as CapSense<sup>®</sup>, Bluetooth Low Energy, and mesh networks
- An extensive set of thoroughly tested code example applications

**Note:** The HAL provides a high-level, simplified interface to configure and use the hardware blocks on Cypress MCUs. It is a generic interface that can be used across multiple product families. For example, it wraps the PSoC 6 PDL with a simplified API, but the PDL exposes all low-level peripheral functionality. You can leverage the HAL's simpler and more generic interface for most of an application, even if one portion requires finer-grained control.

ModusToolbox Software is IDE-neutral and easily adaptable to your workflow and preferred development environment. It includes a project creator, peripheral and library configurators, a library manager, as well as the optional Eclipse IDE for ModusToolbox. For information on using Cypress tools, refer to the documentation delivered with ModusToolbox software, and AN228571: Getting Started with PSoC 6 MCU on ModusToolbox.




#### Figure 1. ModusToolbox Software Tools



# **Blocks and Functionality**

Figure 2 shows the major subsystems and a simplified view of their interconnections. The color coding shows the lowest power mode where a block is still functional. For example, the SRAM is functional down to Sleep Mode.



#### Figure 2. Block Diagram



There are three debug access ports, one each for CM4 and CM0+, and a system port.

PSoC 6 MCU devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware. All device interfaces can be permanently disabled (device security) for applications concerned about attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. The security level is settable by the user.

Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The Eclipse IDE for ModusToolbox provides fully integrated programming and debug support for these devices. The SWJ (SWD and JTAG) interface is fully compatible with industry-standard third party probes. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, PSoC 6 MCU provides multiple levels of security.



# **Functional Description**

The following sections provide an overview of the features, capabilities and operation of each functional block identified in the block diagram in Figure 2. For more detailed information, refer to the following documentation:

■ Board Support Package (BSP) Documentation

BSPs are available on GitHub. They are aligned with Cypress kits and provide files for basic device functionality such as hardware configuration files, startup code, and linker files. The BSP also includes other libraries that are required to support a kit. Each BSP has its own documentation, but typically includes an API reference such as the example here. This search link finds all currently available BSPs on the Cypress GitHub site.

■ Hardware Abstraction Layer API Reference Manual

The Cypress Hardware Abstraction Layer (HAL) provides a high-level interface to configure and use hardware blocks on Cypress MCUs. It is a generic interface that can be used across multiple product families. You can leverage the HAL's simpler and more generic interface for most of an application, even if one portion requires finer-grained control. The HAL API Reference provides complete details. Example applications that use the HAL download it automatically from the GitHub repository.

Peripheral Driver Library (PDL) Application Programming Interface (API) Reference Manual

The Peripheral Driver Library (PDL) integrates device header files and peripheral drivers into a single package and supports all PSoC 6 MCU product lines. The drivers abstract the hardware functions into a set of easy-to-use APIs. These are fully documented in the PDL API Reference. Example applications that use the PSoC 6 PDL download it automatically from the GitHub repository.

■ Architecture Technical Reference Manual (TRM)

The architecture TRM provides a detailed description of each resource in the device. This is the next reference to use if it is necessary to understand the operation of the hardware below the software provided by PDL. It describes the architecture and functionality of each resource and explains the operation of each resource in all modes. It provides specific guidance regarding the use of associated registers.

Register Technical Reference Manual

The register TRM provides a complete list of all registers in the device. It includes the breakdown of all register fields, their possible settings, read/write accessibility, and default states. All registers that have a reasonable use in typical applications have functions to access them from within PDL. Note that ModusToolbox and PDL may provide software default conditions for some registers that are different from and override the hardware defaults.

# **CPU and Memory Subsystem**

PSoC 6 has multiple bus masters, as Figure 2 shows. They are: CPUs, DMA controllers, QSPI,USB, and a Crypto block. Generally, all memory and peripherals can be accessed and shared by all bus masters through multi-layer Arm AMBA high-performance bus (AHB) arbitration. Accesses between CPUs can be synchronized using an inter-processor communication (IPC) block.

#### CPUs

There are two Arm Cortex CPUs:

The Cortex-M4 (CM4) has single-cycle multiply, a floating-point unit (FPU), and a memory protection unit (MPU). It can run at up to 150 MHz. This is the main CPU, designed for a short interrupt response time, high code density, and high throughput.

CM4 implements a version of the Thumb instruction set based on Thumb-2 technology (defined in the *Armv7-M Architecture Reference Manual*).

The Cortex-M0+ (CM0+) has single-cycle multiply, and an MPU. It can run at up to 100 MHz; however, for CM4 speeds above 100 MHz, CM0+ and bus peripherals are limited to half the speed of CM4. Thus, for CM4 running at 150 MHz, CM0+ and peripherals are limited to 75 MHz.

CM0+ is the secondary CPU; it is used to implement system calls and device-level security, safety, and protection features.

CM0+ implements the Armv6-M Thumb instruction set (defined in the *Armv6-M Architecture Reference Manual*).

The CPUs have the following power draw, at  $V_{DDD}$  = 3.3 V and using the internal buck regulator:

# Table 1. Active Current Slope at $V_{DDD}$ = 3.3 V Using the Internal Buck Regulator

|     |            | System Power Mode |           |
|-----|------------|-------------------|-----------|
|     |            | ULP               | LP        |
| CPU | Cortex-M0+ | 15 μA/MHz         | 20 μA/MHz |
|     | Cortex-M4  | 22 μA/MHz         | 40 μA/MHz |


The CPUs can be selectively placed in their Sleep and Deep Sleep power modes as defined by Arm.

Both CPUs have nested vectored interrupt controllers (NVIC) for rapid and deterministic interrupt response, and wakeup interrupt controllers (WIC) for CPU wakeup from Deep Sleep power mode.

The CPUs have extensive debug support. PSoC 6 has a debug access port (DAP) that acts as the interface for device programming and debug. An external programmer or debugger (the "host") communicates with the DAP through the device serial wire debug (SWD) or Joint Test Action Group (JTAG) interface pins. Through the DAP (and subject to device security restrictions), the host can access the device memory and peripherals as well as the registers in both CPUs.

Each CPU offers debug and trace features as follows:

CM4 supports six hardware breakpoints and four watchpoints, 4-bit embedded trace macrocell (ETM), serial wire viewer (SWV), and printf()-style debugging through the single wire output (SWO) pin.





 CM0+ supports four hardware breakpoints and two watchpoints, and a micro trace buffer (MTB) with 4 KB dedicated RAM.

PSoC 6 also has an Embedded Cross Trigger for synchronized debugging and tracing of both CPUs.

#### Interrupts

This product line has 175system and peripheral interrupt sources and supports interrupts and system exception on both CPUs. CM4 has 175 interrupt request lines (IRQ), with the interrupt source 'n' directly connected to IRQn. CM0+ has eight interrupts IRQ[7:0] with configurable mapping of one or more interrupt sources to any of the IRQ[7:0]. CM0+ also supports eight internal (software only) interrupts.

Each interrupt supports configurable priority levels (eight levels for CM4 and four levels for CM0+). Up to four system interrupts can be mapped to each of the CPUs' non-maskable interrupts (NMI). Up to 45 interrupt sources are capable of waking the device from Deep Sleep power mode using the WIC. Refer to the technical reference manual for details.

#### InterProcessor Communication (IPC)

In addition to the Arm SEV and WFE instructions, a hardware InterProcessor Communication (IPC) block is included. It includes 16 IPC channels and 16 IPC interrupt structures. The IPC channels can be used to implement data communication between the processors. Each IPC channel also implements a locking scheme which can be used to manage shared resources. The IPC interrupts let one processor interrupt the other, signaling an event. This is used to trigger events such as notify and release of the corresponding IPC channels. Some IPC channels and other resources are reserved, as Table 2 shows:

| Resources Available                                       | Resources Consumed   |
|---|----------------------|
| IPC channels,<br>16 available                             | 8 reserved           |
| IPC interrupts,<br>16 available                           | 8 reserved           |
| Other interrupts  | 1 reserved           |
| CM0+ NMI  | Reserved             |
| Other resources:<br>clock dividers, DMA<br>channels, etc. | 1 CM0+ interrupt mux |

#### Direct Memory Access (DMA) Controllers

This product line has three DMA controllers, with 32, 30, and 2 channels, which support CPU-independent accesses to memory and peripherals. The descriptors for DMA channels can be in SRAM or flash. Therefore, the number of descriptors are limited only by the size of the memory. Each descriptor can transfer data in two nested loops with configurable address increments to the

source and destination. The size of data transfer per descriptor varies based on the type of DMA channel. Refer to the technical reference manual for details.

#### Cryptography Accelerator (Crypto)

This subsystem consists of hardware implementation and acceleration of cryptographic functions and random number generators.

The Crypto subsystem supports the following:

- Encryption/Decryption Functions
  - □ Data Encryption Standard (DES)
  - Triple DES (3DES)
  - □ Advanced Encryption Standard (AES) (128-, 192-, 256-bit)
  - Elliptic Curve Cryptography (ECC)
- RSA cryptography functions
- Hashing functions
  - □ Secure Hash Algorithm (SHA)
  - □ SHA-1
  - □ SHA-224/-256/-384/-512
- Message authentication functions (MAC)
   Hashed message authentication code (HMAC)
   Cipher-based message authentication code (CMAC)
- 32-bit cyclic redundancy code (CRC) generator
- Random number generators
  - □ Pseudo random number generator (PRNG)
  - □ True random number generator (TRNG)

#### Protection Units

This product line has multiple types of protection units to control erroneous or unauthorized access to memory and peripheral registers. CM4 and CM0+ have Arm MPUs for protection at the bus master level. Other bus masters use additional MPUs. Shared memory protection units (SMPUs) help implement memory protection for memory/ resources that are shared among multiple bus masters. Peripheral protection units (PPU) are similar to SMPUs but are designed for protecting the peripheral register space.

Protection units support memory and peripheral access attributes including address range, read/write, code/data, privilege level, secured/non-secured, and protection context. Some protection unit resources are reserved for system usage; see the technical reference manual (TRM) for details.



## Memory

PSoC 6 contains flash, SRAM, ROM, and eFuse memory blocks.

#### Flash

There is up to 256 KB of application flash, organized in 128 KB sectors. There is also a 32 KB supervisory flash (SFlash) sector.

Data stored in SFlash includes device trim values, Flash Boot code, and encryption keys. After the device transitions into the "Secure" lifecycle stage, SFlash can no longer be changed.

The flash has 128-bit-wide accesses to reduce power. This enables flash updates during code execution. Write operations can be performed at the row level. A row is 512 bytes. Read operations are supported in both System Low Power and Ultra-Low Power modes, however write operations may not be performed in System Ultra-Low Power mode.

The flash controller has two caches, one for each CPU. Each cache is 8 KB, with 4-way set associativity.

### SRAM

Up to 128 KB of SRAM is provided. Power control and retention granularity is implemented in 32 KB blocks allowing the user to control the amount of memory retained in Deep Sleep. Memory is not retained in Hibernate mode.

#### ROM

The 64-KB ROM, also referred to as the supervisory ROM (SROM), provides code (ROM Boot) for several system functions. The ROM contains device initialization, flash write, security, eFuse programming, and other system-level routines. ROM code is executed only by the CM0+ CPU, in protection context 0. A system function can be initiated by either CPU, or through the DAP. This causes an NMI in CM0+, which causes CM0+ to execute the system function.

#### eFuse

A one-time-programmable (OTP) eFuse array consists of 1024 bits, of which 648 are reserved for system use such as die ID, device ID, initial trim settings, device life cycle, and security settings. The remaining bits are available for storing security key information, hash values, unique IDs or similar custom content.

Each fuse is individually programmed; once programmed (or "blown"), its state cannot be changed. Blowing a fuse transitions it from the default state of 0 to 1. To program an eFuse,  $V_{DDIO0}$  must be at 2.5 V ±5%, at 14 mA.

Because blowing an eFuse is an irreversible process, programming is recommended only in mass production programming under controlled factory conditions. For more information, see PSoC 6 MCU Programming Specifications.

## Boot Code

Two blocks of code, ROM Boot and Flash Boot, are pre-programmed into the device and work together to provide device startup and configuration, basic security features, life-cycle stage management and other system functions.

#### ROM Boot

On a device reset, the boot code in ROM is the first code to execute. This code performs the following:

- Integrity checks of flash boot code
- Device trim setting (calibration)
- Setting the device protection units
- Setting device access restrictions for lifecycle states

ROM cannot be changed and acts as the root of trust in a secured system.

Flash Boot

Flash boot is firmware stored in SFlash that ensures that only a validated application may run on the device. It also ensures that the firmware image has not been modified, such as by a malicious third party.

Flash boot:

- Is validated by ROM Boot
- □ Runs after ROM Boot and before the user application
- Enables system calls
- Configures the Debug Access Port
- Launches the user application

If the user application cannot be validated, then flash boot ensures that the device is transitioned into a safe state.



#### Memory Map

Both CPUs have a fixed address map, with shared access to memory and peripherals. The 32-bit (4 GB) address space is divided into Arm-defined regions shown in Table 3. Note that Code can be executed from the code and External RAM regions.

| Table 3. A | Address | Map f | or CM4 | and CM0+ |
|------------|---------|-------|--------|----------|
|------------|---------|-------|--------|----------|

| Address Range             | Name                         | Use  |
|---------------------------|------------------------------|--|
| 0x0000 0000 – 0x1FFF FFFF | Code                         | Program code region.<br>Data can also be placed<br>here. It includes the<br>exception vector table,<br>which starts at address<br>0.       |
| 0x2000 0000 – 0x3FFF FFFF | SRAM                         | Data region. This<br>region is not supported<br>in PSoC 6.   |
| 0x4000 0000 – 0x5FFF FFFF | Peripheral                   | All peripheral registers.<br>Code cannot be<br>executed from this<br>region. CM4 bit-band in<br>this region is not<br>supported in PSoC 6. |
| 0x6000 0000 – 0x9FFF FFFF | External<br>RAM              | SMIF or Quad SPI, (see<br>the Quad-SPI/Serial<br>Memory Interface<br>(SMIF) section). Code<br>can be executed from<br>this region.         |
| 0xA000 0000 – 0xDFFF FFFF | External<br>Device           | Not used.  |
| 0xE000 0000 – 0xE00F FFFF | Private<br>Peripheral<br>Bus | Provides access to<br>peripheral registers<br>within the CPU core.   |
| 0xE010 A000 – 0xFFFF FFFF | Device                       | Device-specific system registers.  |

The device memory map shown in Table 4 applies to both CPUs. That is, the CPUs share access to all PSoC 6 MCU memory and peripheral registers.

Table 4. Internal Memory Address Map for CM4 and CM0+

| Address Range             | Memory Type       | Size            |
|---------------------------|-------------------|-----------------|
| 0x0000 0000 – 0x0000 FFFF | ROM               | 64 KB           |
| 0x0800 0000 –0x0801 FFFF  | SRAM              | Up to<br>128 KB |
| 0x1000 0000 –0x1003 FFFF  | Application flash | Up to<br>256 KB |
| 0x1600 0000 – 0x1600 7FFF | Supervisory flash | 32 KB           |

Note that the PSoC 6 SRAM is located in the Arm Code region for both CPUs (see Table 3). There is no physical memory located in the CPUs' Arm SRAM regions.

## System Resources

#### Power System

The power system provides assurance that voltage levels are as required for each respective mode and will either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) when the power supply drops below specified levels. The design guarantees safe chip operation between power supply voltage dropping below specified levels (for example, below 1.7 V) and the reset occurring. There are no voltage sequencing requirements. The V<sub>DDD</sub> supply (1.7 to 3.6 V) powers an on-chip buck regulator or a low-dropout regulator (LDO), selectable by the user. In addition, both the buck and the LDO offer a selectable (0.9 or

1.1 V) core operating voltage ( $\dot{V}_{CCD}$ ).The selection lets users choose between two system power modes:

- System Low Power (LP) operates V<sub>CCD</sub> at 1.1 V and offers high performance, with no restrictions on device configuration.
- System Ultra Low Power (ULP) operates V<sub>CCD</sub> at 0.9 V for exceptional low power, but imposes limitations on maximum clock speeds.

In addition, a backup domain adds an "always on" functionality using a separate power domain supplied by a backup supply  $(V_{BACKUP})$  such as a battery or supercapacitor. It includes a real-time clock (RTC) with alarm feature, supported by a 32.768-kHz watch crystal oscillator (WCO), and power-management IC (PMIC) control. Pin 5 of Port 0 (P0.5) can be assigned as an enable signal for an external PMIC.

RTC alarms can be used as a trigger for the PMIC enable signal. The backup domain can generate a wake-up interrupt to the chip via the RTC timers or an external input.

#### Power Modes

PSoC 6 MCUcan operate in four system and three CPU power modes. These modes are intended to minimize the average power consumption in an application. For more details on power modes and other power-saving configuration options, see the application note, AN219528: PSoC 6 MCU Low-Power Modes and Power Reduction Techniques and the Architecture TRM, Power Modes chapter.

Power modes supported by PSoC 6 MCUs, in the order of decreasing power consumption, are:

- System Low Power (LP) All peripherals and CPU power modes are available at maximum speed
- System Ultra Low Power (ULP) All peripherals and CPU power modes are available, but with limited speed
- CPU Active CPU is executing code in system LP or ULP mode
- CPU Sleep CPU code execution is halted in system LP or ULP mode
- CPU Deep Sleep CPU code execution is halted and system Deep Sleep is requested in system LP or ULP mode
- System Deep Sleep Only low-frequency peripherals are available after both CPUs enter CPU Deep Sleep mode
- System Hibernate Device and I/O states are frozen and the device resets on wakeup



CPU Active, Sleep, and Deep Sleep are standard Arm-defined power modes supported by the Arm CPU instruction set architecture (ISA). LP, ULP, Deep Sleep and Hibernate modes are additional low-power modes supported by PSoC 6 MCU.

#### Clock System

Figure 3 shows that the clock system of this product line consists of the following:

- Internal main oscillator (IMO)
- Internal low-speed oscillator (ILO)
- Watch crystal oscillator (WCO)
- External MHz crystal oscillator (ECO)
- External clock input
- One phase-locked loop (PLL)
- One frequency locked loop (FLL)

Clocks may be buffered and brought out to a pin on a smart I/O port.

The default clocking when the application starts is CLK\_HF[0] being driven by the IMO and the FLL. CLK\_HF[0], clk\_fast, clk\_peri, and clk\_slow are all either 50 MHz (LP mode) or 25 MHz (ULP mode). All other clocks, including all peripheral clocks, are off.


#### Internal Main Oscillator (IMO)

The IMO is the primary source of internal clocking. It is trimmed at the factory to achieve the specified accuracy. The IMO frequency is 8 MHz and tolerance is  $\pm 2\%$ .

#### Internal Low-speed Oscillator (ILO)

The ILO is a very low power oscillator, nominally 32 kHz, which operates in all power modes. The ILO can be calibrated against a higher accuracy clock for better accuracy.

#### Figure 3. Clocking Diagram






#### External Crystal Oscillators

Figure 4 shows all of the external crystal oscillator circuits for this product line. The component values shown are typical; check the ECO Specifications for the crystal values, and the crystal datasheet for the load capacitor values. The ECO and WCO require balanced external load capacitors. For more information, see the TRM and AN218241, PSoC 6 MCU Hardware Design Considerations.

The crystal oscillator can be sensitive to GPIO switching noise and requires the following constraints for reliable operation with a broad range of crystals over the range of 16 to 35 MHz:

- 1. Port 12 must be used in low slew rate (slow) mode which limits switching frequency to 2.5 MHz.
- 2. Port 11, which includes the QSPI interface, must be limited to 60-MHz operation with the QSPI and in Drive Mode 2; please see the TRM for details.

For more information, see Table 5 and the GPIO section.



#### Watchdog Timers (WDT, MCWDT)

PSoC 6 MCU has one WDT and two multi-counter WDTs (MCWDT). The WDT has a 16-bit free-running counter. Each MCWDT has two 16-bit counters and one 32-bit counter, with multiple operating modes. All of the 16-bit counters can generate a watchdog device reset. All of the counters can generate an interrupt on a match event.

The WDT is clocked by the ILO. It can do interrupt/wakeup generation in LP/ULP, Deep Sleep, and Hibernate power modes. The MCWDTs are clocked by LFCLK (ILO or WCO). It can do periodic interrupt / wakeup generation in LP/ULP and Deep Sleep power modes.

#### Clock Dividers

Integer and fractional clock dividers are provided for peripheral use and timing purposes. There are:

- Four 8-bit clock dividers
- Eight 16-bit integer clock dividers
- Two 16.5-bit fractional clock dividers
- One 24.5-bit fractional clock divider

#### Trigger Routing

PSoC 6 MCU contains a trigger multiplexer block. This is a collection of digital multiplexers and switches that are used for routing trigger signals between peripheral blocks and between GPIOs and peripheral blocks.


There are two types of trigger routing. Trigger multiplexers have reconfigurability in the source and destination. There are also hardwired switches called "one-to-one triggers", which connect a specific source to a destination. The user can enable or disable the route.

### Reset

PSoC 6 MCU can be reset from a variety of sources:

- Power-on reset (POR) to hold the device in reset while the power supply ramps up to the level required for the device to function properly. POR activates automatically at power-up.
- Brown-out detect (BOD) reset to monitor the digital voltage supply V<sub>DDD</sub> and generate a reset if V<sub>DDD</sub> falls below the minimum required logic operating voltage.
- External reset dedicated pin (XRES) to reset the device using an external source. The XRES pin is active low. It can be connected either to a pull-up resistor to V<sub>DDD</sub>, or to an active drive circuit, as Figure 5 shows. If a pull-up resistor is used, select its value to minimize current draw when the pin is pulled low; 4.7 kΩ to 100 kΩ is typical.

#### Figure 5. XRES Connection Diagram



- Watchdog timer (WDT or MCWDT) to reset the device if firmware fails to service it within a specified timeout period.
- Software-initiated reset to reset the device on demand using firmware.



- Logic-protection fault can trigger an interrupt or reset the device if unauthorized operating conditions occur; for example, reaching a debug breakpoint while executing privileged code.
- Hibernate wakeup reset to bring the device out of the system Hibernate low-power mode.

Reset events are asynchronous and guarantee reversion to a known state. Some of the reset sources are recorded in a register, which is retained through reset and allows software to determine the cause of the reset.

### **Programmable Analog Subsystems**

#### 12-bit SAR ADC

The two 12-bit, 2-Msps SAR ADCs can operate at a maximum clock rate of 36 MHz and require a minimum of 18 clocks at that frequency to do a 12-bit conversion. One of three internal references may be used for an ADC reference voltage:  $V_{DDA}$ ,  $V_{DDA/2}$ , and an analog reference (AREF). AREF is nominally 1.2 V, trimmed to ±1%; see Table 22). An external reference may also be used, by driving a  $V_{REF}$  pin. When using  $V_{DDA/2}$  or AREF as a reference, an external bypass capacitor may be connected to a  $V_{REF}$  pin to improve performance in noisy conditions. These reference options allow ratio-metric readings or absolute readings at the accuracy of the reference used. The input range of the ADCs is the full supply voltage between  $V_{SS}$  and  $V_{DDA}/V_{DDIOA}$ . The ADCs may be configured with a mix of single ended and differential signals in the same configuration.

The ADCs' sample-and-hold (S/H) aperture is programmable to allow sufficient time for signals with a high impedance to settle, if required. System performance is 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it.

The ADCs are connected to fixed sets of pins through input sequencers. A sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 2 Msps whether it is for a single channel or distributed over several channels). The result of each channel is buffered, so that an interrupt may be triggered only when a full scan of all channels is complete. Also, a pair of range registers can be set to detect and cause an interrupt if an input exceeds a minimum and/or maximum value. This allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software. An ADC can also be connected, under firmware control, to most other GPIO pins via the analog multiplexer bus (AMUXBUS). The ADCs are not available in Hibernate mode. The ADC operating range is 1.71 to 3.6 V.

The ADCs have synchronous sampling, for applications such as power supply monitoring and motor control. A SAR ADC may be operated in Deep Sleep mode using a clock of either 2 MHz or 8 MHz (LPOSC).

#### Temperature Sensor

Each SAR ADC block contains a temperature sensor. The sensor consists of a diode biased by a current source. It can be disabled to save power. The temperature sensor may be connected directly to a SAR ADC as one of the measurement channels. The ADC digitizes the temperature sensor's output, and a Cypress-supplied software function may be used to convert the reading to a temperature, with calibration and linearization.

#### 12-bit Digital-Analog Converter

There is a 12-bit voltage mode DAC on the chip, which can settle in less than 2  $\mu$ s. The DAC may be driven by the DMA controllers to generate user-defined waveforms. The DAC output from the chip can either be the resistive ladder output (highly linear near ground) or a buffered output using an opamp in the CTBm block.

#### Continuous Time Block mini (CTBm) with Two Opamps

This block consists of two opamps, which have their inputs and outputs connected to pins and other analog blocks, as Figure 6 shows. They have three power modes (high, medium, and low) and a comparator mode. The opamps can be used to buffer SAR inputs and DAC outputs. The non-inverting inputs of these opamps can be connected to either of two pins, thus allowing independent sensors to be used at different times. The pin selection can be made via firmware.

The opamps also support operation in system Deep Sleep mode, with lower performance and reduced power consumption.

#### Low-Power Comparators

Two low-power comparators are provided, which can operate in all power modes. This allows other analog system resources to be disabled while retaining the ability to monitor external voltage levels during system Deep Sleep and Hibernate modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.



Figure 6 shows an overview of the analog subsystem. This diagram is a high-level abstraction. See the TRM for detailed connectivity information.




Figure 6. Analog Subsystem



# **Programmable Digital**

#### Smart I/O

Smart I/O<sup>™</sup> is a programmable logic fabric that enables Boolean operations on signals traveling from device internal resources to the GPIO pins or on signals traveling into the device from external sources. The Smart I/O block sits between the GPIO pins and the high-speed I/O matrix (HSIOM) and is dedicated to a single port.

This product line has one Smart I/O block, on Port 9.When the Smart I/O is not enabled, all signals on Port 9 bypass the Smart I/O hardware.

Smart I/O supports:

- System Deep Sleep operation
- Boolean operations without CPU intervention
- Asynchronous or synchronous (clocked) operation

The Smart I/O block contains a data unit (DU) and eight look up tables (LUTs).

The DU:

- Performs unique functions based on a selectable opcode.
- Can source input signals from internal resources, the GPIO port, or a value in the DU register.

Each LUT:

- Has four selectable input sources. The input signals may be sourced from another LUT, an internal resource, an external signal from a GPIO pin, or from the DU.
- Acts as a programmable Boolean logic table.
- Can be synchronous or asynchronous.

# **Fixed-Function Digital**

Timer/Counter/Pulse-width Modulator (TCPWM)

- The TCPWM supports the following operational modes:
  - □ Timer-counter with compare
  - Timer-counter with capture
  - Quadrature decoding
  - Pulse width modulation (PWM)
  - Pseudo-random PWM
  - PWM with dead time
- Up, down, and up/down counting modes.
- Clock prescaling (division by 1, 2, 4, ... 64, 128)
- Double buffering of compare/capture and period values
- Underflow, overflow, and capture/compare output signals
- Supports interrupt on:
  - Terminal count Depends on the mode; typically occurs on overflow or underflow
  - Capture/compare The count is captured to the capture register or the counter value equals the value in the compare register
- Complementary output for PWMs

Selectable start, reload, stop, count, and capture event signals for each TCPWM; with rising edge, falling edge, both edges, and level trigger options. The TCPWM has a Kill input to force outputs to a predetermined state.

In this device there are:

- Four 32-bit TCPWMs
- Eight 16-bit TCPWMs

Serial Communication Blocks (SCB)

This product line has six SCBs:

- Five can implement either I<sup>2</sup>C, UART, or SPI.
- One SCB (SCB #6) can operate in Deep Sleep mode with an external clock, this SCB can be either SPI slave or I<sup>2</sup>C slave.

**I<sup>2</sup>C Mode:** The SCB can implement a full multi-master and slave interface (it is capable of multimaster arbitration). This block can operate at speeds of up to 1 Mbps (Fast Mode Plus). It also supports EZI2C, which creates a mailbox address range and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. The SCB supports a 256-byte FIFO for receive and transmit.

The SCB is compatible with  $I^2C$  standard-mode, Fast Mode, and Fast Mode Plus devices as defined in the NXP  $I^2C$ -bus specification and user manual (UM10204). The  $I^2C$  bus I/O is implemented with GPIOs in open-drain mode.

**UART Mode:** This is a full-feature UART operating at up to 8 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. A 256-byte FIFO allows much greater CPU service latencies to be tolerated.

**SPI Mode:** The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block supports an EZSPI mode in which the data interchange is reduced to reading and writing an array in device SRAM. The SPI interface operates with a 25-MHz clock.

#### USB Full-Speed Device Interface

PSoC 6 has a full-speed USB device interface. The device can have up to eight endpoints. A 512-byte SRAM buffer is provided and DMA is supported.

**Note:** In this product line USB is available only in the 68-QFN package.

Note: If the USB pins are not used, connect  $V_{DDUSB}$  to ground and leave the P14.0/USBDP and P14.1/USBDM pins unconnected.

#### CAN FD Block

This device has one CAN FD block, for industrial and automotive applications. The block includes time-stamp support and has a 4-KB message RAM. FD Data rates of up to 5 Mbps are supported. DMA transfers are supported.



#### Quad-SPI/Serial Memory Interface (SMIF)

A serial memory interface is provided, running at up to 80 MHz. It supports single, dual, and quad SPI configurations, and supports up to four external memory devices. It supports two modes of operation:

- Memory-mapped I/O (MMIO), a command mode interface that provides data access via the SMIF registers and FIFOs
- Execute in Place (XIP), in which AHB reads and writes are directly translated to SPI read and write transfers.

In XIP mode, the external memory is mapped into the CPU internal address space, enabling code execution directly from the external memory. To improve performance, a 4-KB cache is included. XIP mode also supports AES-128 on-the-fly encryption and decryption, enabling secured storage and access of code and data in the external memory.

#### LCD

This block drives LCD commons and segments; routing is available to most of the GPIOs. One to eight of the GPIOs must be used for commons, the rest can be used for segments.

The LCD block has two modes of operation: high speed (8 MHz) and low speed (32 kHz). Both modes operate in system LP, ULP, and Deep Sleep modes, however the low-speed mode operates with reduced contrast in system Deep Sleep mode. The 8-MHz IMO is available in system Deep Sleep mode, and can be used to generate a clock for the LCD block. Review the number of common and segment lines, viewing angle requirements, and prototype performance, and then select the appropriate LCD clock frequency before using system Deep Sleep mode.

# GPIO

This device has up to 62 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
  - □ Analog input mode (input and output buffers disabled) □ Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down

#### Table 5. DRIVE\_SEL Values

- Open drain with strong pull-down
- □ Open drain with strong pull-up
- Strong pull-up with strong pull-down
- Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Hold mode for latching previous state (used for retaining the I/O state in system Hibernate mode)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are up to 8 pins in width. Data output and pin state registers store, respectively, the values to be driven on the pins and the input states of the pins.

Every pin can generate an interrupt if enabled; each port has an interrupt request (IRQ) associated with it.

The port 3 pins are capable of overvoltage-tolerant (OVT) operation, where the input voltage may be higher than  $V_{DDD}$ . OVT pins are commonly used with I<sup>2</sup>C, to allow powering the chip OFF while maintaining a physical connection to an operating I<sup>2</sup>C bus without affecting its functionality.

GPIO pins can be ganged to source or sink higher values of current. GPIO pins, including OVT pins, may not be pulled up higher than the absolute maximum; see Electrical Specifications.

During power-on and reset, the pins are forced to the analog input drive mode, with input and output buffers disabled, so as not to crowbar any inputs and/or cause excess turn-on current.

A multiplexing network known as the high-speed I/O matrix (HSIOM) is used to multiplex between various peripheral and analog signals that may connect to an I/O pin.

Analog performance is affected by GPIO switching noise. In order to get the best Analog performance, the following frequency and drive mode constraints must be applied. The DRIVE\_SEL values (see Table 5) represent drive strengths (please see the CY8C61x4 Architecture and Register TRMs for further detail).

| Ports          | Max Frequency   | Drive Strength for $V_{DDD} \le 2.7 V$ | Drive Strength for $V_{DDD} > 2.7 V$ |
|----------------|---|--|--------------------------------------|
| Ports 0, 1     | 8 MHz   | DRIVE_SEL 2                            | DRIVE_SEL 3                          |
| Port 2         | 50 MHz  | DRIVE_SEL 1                            | DRIVE_SEL 2                          |
| Ports 3 to 10  | 16 MHz; 25 MHz for SPI  | DRIVE_SEL 2                            | DRIVE_SEL 3                          |
| Ports 11 to 12 | 80 MHz for SMIF (QSPI)  | DRIVE_SEL 1                            | DRIVE_SEL 2                          |
| Ports 9 and 10 | Slow slew rate setting for TQFP<br>Packages for ADC performance |  | No restrictions                      |



# CapSense Subsystem

CapSense is supported in PSoC 6 MCU through a CapSense sigma-delta (CSD) hardware block. It is designed for high-sensitivity self-capacitance and mutual-capacitance measurements, and is specifically built for user interface solutions.

In addition to CapSense, the CSD hardware block supports three general-purpose functions. These are available when CapSense is not being used. Alternatively, two or more functions can be time-multiplexed in an application under firmware control. The four functions supported by the CSD hardware block are:

- CapSense
- 10-bit ADC
- Programmable current sources (IDAC)

#### Comparator

#### CapSense

Capacitive touch sensors are designed for user interfaces that rely on human body capacitance to detect the presence of a finger on or near a sensor. Cypress CapSense solutions bring elegant, reliable, and simple capacitive touch sensing functions to applications including IoT, industrial, automotive, and home appliances.

The Cypress-proprietary CapSense technology offers the following features:

- Best-in-class signal-to-noise ratio (SNR) and robust sensing under harsh and noisy conditions
- Self-capacitance (CSD) and mutual-capacitance (CSX) sensing methods
- Support for various widgets, including buttons, matrix buttons, sliders, touchpads, and proximity sensors
- High-performance sensing across a variety of materials
- Best-in-class liquid tolerance
- SmartSense auto-tuning technology that helps avoid complex manual tuning processes
- Superior immunity against external noise
- Spread-spectrum clocks for low radiated emissions
- Gesture and built-in self-test libraries
- Ultra-low power consumption
- An integrated graphical CapSense tuner for real-time tuning, testing, and debugging

#### ADC

The CapSense subsystem slope ADC offers the following features:

- Selectable 8- or 10-bit resolution
- Selectable input range: GND to V<sub>REF</sub> and GND to V<sub>DDA</sub> on any GPIO input
- Measurement of V<sub>DDA</sub> against an internal reference without the use of GPIO or external components

## IDAC

The CSD block has two programmable current sources, which offer the following features:

- 7-bit resolution
- Sink and source current modes
- A current source programmable from 37.5 nA to 609 µA
- Two IDACs that can be used in parallel to form one 8-bit IDAC

#### Comparator

The CapSense subsystem comparator operates in the system Low Power and Ultra-Low Power modes. The inverting input is connected to an internal programmable reference voltage and the non-inverting input can be connected to any GPIO via the AMUXBUS.

#### CapSense Hardware Subsystem

Figure 7 shows the high-level hardware overview of the CapSense subsystem, which includes a delta sigma converter, internal clock dividers, a shield driver, and two programmable current sources.

The inputs are managed through analog multiplexed buses (AMUXBUS A/B). The input and output of all functions offered by the CSD block can be provided on any GPIO or on a group of GPIOs under software control, with the exception of the comparator output and external capacitors that use dedicated GPIOs.

Self-capacitance is supported by the CSD block using AMUXBUS A, an external modulator capacitor, and a GPIO for each sensor. There is a shield electrode (optional) for self-capacitance sensing. This is supported using AMUXBUS B and an optional external shield tank capacitor (to increase the drive capability of the shield driver) should this be required. Mutual-capacitance is supported by the CSD block using AMUXBUS A, two external integrated capacitors, and a GPIO for transmit and receive electrodes.

The ADC does not require an external component. Any GPIO that can be connected to AMUXBUS A can be an input to the ADC under software control. The ADC can accept  $V_{DDA}$  as an input without needing GPIOs (for applications such as battery voltage measurement).

The two programmable current sources (IDACs) in general-purpose mode can be connected to AMUXBUS A or B. They can therefore connect to any GPIO pin. The comparator resides in the delta-sigma converter. The comparator inverting input can be connected to the reference. Both comparator inputs can be connected to any GPIO using AMUXBUS B; see Figure 6. The reference has a direct connection to a dedicated GPIO; see Table 8.

The CSD block can operate in active and sleep CPU power modes, and seamlessly transition between LP and ULP system modes. It can be powered down in system Deep Sleep and Hibernate modes. Upon wakeup from Hibernate mode, the CSD block requires re-initialization. However, operation can be resumed without re-initialization upon exit from Deep Sleep mode, under firmware control.






Figure 7. CapSense Hardware Subsystem






Figure 8 shows the high-level software overview. Cypress provides middleware libraries for CapSense, ADC, and IDAC on GitHub to enable quick integration. The Board Support Package for any kit with CapSense capabilities automatically includes the CapSense library in any application that uses the BSP.

User applications interact only with middleware to implement functions of the CSD block. The middleware interacts with underlying drivers to access hardware as necessary. The CSD driver facilitates time-multiplexing of the CSD hardware if more than one piece of CSD-related middleware is present in a project. It prevents access conflicts in this case.

ModusToolbox Software provides a CapSense configurator to enable fast library configuration. It also provides a tuner for performance evaluation and real-time tuning of the system. The tuner requires an EZI2C communication interface in the application to enable real-time tuning capability. The tuner can update configuration parameters directly in the device as well as in the configurator. CapSense and ADC middleware use the CSD interrupt to implement non-blocking sensing and A-to-D conversion. Therefore, interrupt service routines are a defined part of the middleware, which must be initialized by the application. Middleware and drivers can operate on either CPU. Cypress recommends using the middleware only in one CPU. If both CPUs must access the CSD driver, memory access should be managed in the application.

Refer to AN85951: PSoC 4 and PSoC 6 MCU CapSense Design Guide for more details on CSX sensing, CSD sensing, shield electrode usage and its benefits, and capacitive system design guidelines.

Refer to the API reference guides for CapSense, ADC, and IDAC available on GitHub.




Figure 8. CapSense Software/Firmware Subsystem



# **Pinouts**

GPIO ports are powered by  $V_{DDx}$  pins as follows:

- P0: V<sub>BACKUP</sub>
- P1, P2, P3: V<sub>DDIO2</sub>. Port 3 pins are overvoltage tolerant (OVT).
- P5, P6, P7, P8: V<sub>DDIO1</sub>
- P9, P10: V<sub>DDIOA</sub>, V<sub>DDA</sub> (V<sub>DDIOA</sub>, when present, and V<sub>DDA</sub> must be connected together on the PCB)
- P11, P12: V<sub>DDIO0</sub>
- P14: V<sub>DDUSB</sub>

# Table 6. Packages and Pin Information

| Din                |                           | Package |         |
|--------------------|---------------------------|---------|---------|
| Pin                | 80-TQFP                   | 64-TQFP | 68-QFN  |
| V <sub>DDD</sub>   | 1                         | 2       | 68      |
| V <sub>CCD</sub>   | 80                        | 1       | 67      |
| V <sub>DDA</sub>   | 59                        | 46      | 48      |
| V <sub>DDIOA</sub> | 40                        | -       | 36      |
| V <sub>DDIO0</sub> | 76                        | 62      | 64      |
| V <sub>DDIO1</sub> | 39                        | 32      | 35      |
| V <sub>DDIO2</sub> | 23                        | 19      | 22      |
| VBACKUP            | 3                         | 3       | 1       |
| V <sub>DDUSB</sub> | -                         | -       | 11      |
| V <sub>SS</sub>    | 2, 11, 24, 38, 41, 58, 77 | GND PAD | GND PAD |
| V <sub>DD_NS</sub> | -                         | -       | 9       |
| V <sub>IND1</sub>  | -                         | -       | 10      |
| XRES               | 10                        | 10      | 8       |
| V <sub>REF</sub>   | 57, 60                    | 45, 47  | 49      |
| P0.0               | 4                         | 4       | 2       |
| P0.1               | 5                         | 5       | 3       |
| P0.2               | 6                         | 6       | 4       |
| P0.3               | 7                         | 7       | 5       |
| P0.4               | 8                         | 8       | 6       |
| P0.5               | 9                         | 9       | 7       |
| P1.0               | 12                        | -       | -       |
| P1.1               | 13                        | -       | -       |
| P1.2               | 14                        | -       | -       |
| P2.0               | 15                        | 11      | 14      |
| P2.1               | 16                        | 12      | 15      |
| P2.2               | 17                        | 13      | 16      |
| P2.3               | 18                        | 14      | 17      |
| P2.4               | 19                        | 15      | 18      |
| P2.5               | 20                        | 16      | 19      |
| P2.6               | 21                        | 17      | 20      |
| P2.7               | 22                        | 18      | 21      |



# Table 6. Packages and Pin Information (continued)

| Pin   | Package |         |        |
|-------|---------|---------|--------|
| Pin   | 80-TQFP | 64-TQFP | 68-QFN |
| P3.0  | 25      | 20      | 23     |
| P3.1  | 26      | 21      | 24     |
| P5.0  | 27      | 22      | 25     |
| P5.1  | 28      | 23      | 26     |
| P5.2  | 29      | -       | -      |
| P5.6  | 30      | 24      | 27     |
| P5.7  | 31      | 25      | 28     |
| P6.2  | 32      | 26      | 29     |
| P6.3  | 33      | 27      | 30     |
| P6.4  | 34      | 28      | 31     |
| P6.5  | 35      | 29      | 32     |
| P6.6  | 36      | 30      | 33     |
| P6.7  | 37      | 31      | 34     |
| P7.0  | 42      | 33      | 37     |
| P7.1  | 43      | 34      | 38     |
| P7.2  | 44      | 35      | 39     |
| P7.3  | 45      | 36      | 40     |
| P7.4  | 46      | -       | -      |
| P7.5  | 47      | -       | -      |
| P7.7  | 48      | -       | 41     |
| P8.0  | 49      | 37      | 42     |
| P8.1  | 50      | 38      | 43     |
| P9.0  | 51      | 39      | 44     |
| P9.1  | 52      | 40      | 45     |
| P9.2  | 53      | 41      | 46     |
| P9.3  | 54      | 42      | 47     |
| P9.4  | 55      | 43      | -      |
| P9.5  | 56      | 44      | -      |
| P10.0 | 61      | 48      | 50     |
| P10.1 | 62      | 49      | 51     |
| P10.2 | 63      | 50      | 52     |
| P10.3 | 64      | 51      | 53     |
| P10.4 | 65      | 52      | 54     |
| P10.5 | 66      | 53      | 55     |
| P10.6 | 67      | 54      | 56     |
| P10.7 | 68      | 55      | 57     |
| P11.1 | 69      | -       | -      |
| P11.2 | 70      | 56      | 58     |
| P11.3 | 71      | 57      | 59     |
| P11.4 | 72      | 58      | 60     |
| P11.5 | 73      | 59      | 61     |
| P11.6 | 74      | 60      | 62     |



# Table 6. Packages and Pin Information (continued)


| Pin           | Package |         |        |
|---------------|---------|---------|--------|
| FIII          | 80-TQFP | 64-TQFP | 68-QFN |
| P11.7         | 75      | 61      | 63     |
| P12.6         | 78      | 63      | 65     |
| P12.7         | 79      | 64      | 66     |
| P14.0 / USBDP | -       | -       | 13     |
| P14.1 / USBDM | -       | -       | 12     |

Note: If the USB pins are not used, connect VDDUSB to ground and leave the P14.0/USBDP and P14.1/USBDM pins unconnected.


VccD P12.7 P12.6 Vss Vss P11.5 P11.5 P11.3 P11.3 P10.5 P10.6 P10.6 P10.6 P10.2 P10.2 P10.2 P10.2 P10.2 P10.2 0 0 П **=** 1 V<sub>REF0</sub> VDDD 2 Vss 59 🗖 V<sub>DDA</sub> 3 58 🗖 V<sub>SS</sub> VBACKUP **E** P0.0 **=** 4 57 🖬 V<sub>REF 1</sub> P0.1 🗖 5 56 🗖 P9.5 P0.2 🗖 6 55 P9.4 P0.3 🗖 54 P9.3 7 53 **P**9.2 P0.4 **=** 8 P0.5 **=** 9 P9.1 52 51 🗖 P9.0 XRES = 10 50 **E** P8.1 49 **E** P8.0 TQFP V<sub>SS</sub> = 11 P1.0 **=** 12 48 🗖 P7.7 P1.1 **=** 13 P1.2 🗖 14 47 **P**7.5 46 🗖 P7.4 P2.0 **=** 15 45 **•** P7.3 44 **•** P7.2 P2.1 **=** 16 P2.2 **=** 17 43 **P**7.1 P2.3 **=** 18 P2.4 **=** 19 42 🗖 P7.0 P2.5 **=** 20 41 🗖 V<sub>SS</sub> P2.6 P2.7 P2.7 Volue Volue P5.1 P5.1 P5.2 P5.2 P5.2 P5.2 P5.2 P5.2 P5.2 Volue Volue


Figure 9. Device Pinout for 80-TQFP Package





### Figure 10. Device Pinout for 64-TQFP Package







Each port pin has multiple alternate functions. These are defined in Table 7. The columns ACT #x and DS #y denote active (System LP/ULP) and Deep Sleep mode signals respectively.


The notation for a signal is of the form IPName[x].signal\_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal\_name = Name of the signal, u = Signal number where there is more than one signal for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line\_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line\_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximize use of on-chip resources.

#### Table 7. Multiple Alternate Functions

| Port/<br>Pin | ACT #0                           | ACT #1                             | ACT #2           | ACT #3             | DS #2 | DS #3 | ACT<br>#4              | ACT<br>#5 | ACT<br>#6                 | ACT<br>#7                | ACT<br>#8                    | ACT<br>#9 | ACT<br>#10 | ACT<br>#12                        | ACT<br>#13                      | ACT<br>#14 | ACT<br>#15 | DS #5                   | DS #6 |
|--------------|----------------------------------|------------------------------------|------------------|--------------------|-------|-------|------------------------|-----------|---------------------------|--------------------------|------------------------------|-----------|------------|-----------------------------------|---------------------------------|------------|------------|-------------------------|-------|
| P0.0         | tcpwm[0].l<br>ine[0]:0           | tcpwm[25<br>6].line[0]:<br>0       | csd.csd<br>_tx:0 | csd.csd_<br>tx_n:0 |       |       | srss.e<br>xt_clk:<br>0 |           |                           |                          | scb[0].<br>spi_se<br>lect1:0 |           |            | peri.tr<br>_io_in<br>put[0]:<br>0 |                                 |            |            |                         |       |
| P0.1         | tcpwm[0].l<br>ine_comp<br>I[0]:0 | tcpwm[25<br>6].line_co<br>mpl[0]:0 | csd.csd<br>_tx:1 | csd.csd_<br>tx_n:1 |       |       |                        |           |                           |                          | scb[0].<br>spi_se<br>lect2:0 |           |            | peri.tr<br>_io_in<br>put[1]:<br>0 |                                 |            |            | cpuss.<br>swj_tr<br>stn |       |
| P0.2         | tcpwm[25<br>7].line[1]:<br>0     | tcpwm[25<br>7].line[1]:<br>0       | csd.csd<br>_tx:2 | csd.csd_<br>tx_n:2 |       |       |                        |           | scb[0]<br>.uart_r<br>x:0  | scb[0].<br>i2c_scl<br>:0 | scb[0].<br>spi_m<br>osi:0    |           |            |                                   |                                 |            |            |                         |       |
| P0.3         | tcpwm[0].l<br>ine_comp<br>l[1]:0 | tcpwm[25<br>7].line_co<br>mpl[1]:0 | csd.csd<br>_tx:3 | csd.csd_<br>tx_n:3 |       |       |                        |           | scb[0]<br>.uart_t<br>x:0  | scb[0].<br>i2c_sd<br>a:0 | scb[0].<br>spi_mi<br>so:0    |           |            |                                   |                                 |            |            |                         |       |
| P0.4         | tcpwm[0].l<br>ine[2]:0           | tcpwm[25<br>8].line[2]:<br>0       | csd.csd<br>_tx:4 | csd.csd_<br>tx_n:4 |       |       |                        |           | scb[0]<br>.uart_r<br>ts:0 |                          | scb[0].<br>spi_cl<br>k:0     |           |            | peri.tr<br>_io_in<br>put[2]:<br>0 | peri.tr_io<br>_output[<br>_0]:2 |            |            |                         |       |
| P0.5         | tcpwm[0].l<br>ine_comp<br>I[2]:0 | tcpwm[25<br>8].line_co<br>mpl[2]:0 | csd.csd<br>_tx:5 | csd.csd_<br>tx_n:5 |       |       | srss.e<br>xt_clk:<br>1 |           | scb[0]<br>.uart_<br>cts:0 |                          | scb[0].<br>spi_se<br>lect0:0 |           |            | peri.tr<br>_io_in<br>put[3]:<br>0 | peri.tr_io<br>_output[<br>_1]:2 |            |            |                         |       |
| P1.0         |                                  |                                    | csd.csd<br>_tx:6 | csd.csd_<br>tx_n:6 |       |       |                        |           |                           |                          |                              |           |            |                                   |                                 |            |            |                         |       |
| P1.1         |                                  |                                    | <br>tx:7         | csd.csd_<br>tx_n:7 |       |       |                        |           |                           |                          |                              |           |            |                                   |                                 |            |            |                         |       |
| P1.2         |                                  |                                    | csd.csd<br>_tx:8 | csd.csd_<br>tx_n:8 |       |       |                        |           |                           |                          |                              |           |            |                                   |                                 |            |            |                         |       |
| P2.0         | tcpwm[0].l<br>ine[3]:0           | tcpwm[0].l<br>ine[259]:0           | csd.csd<br>_tx:9 | csd.csd_<br>tx_n:9 |       |       |                        |           | scb[1]<br>.uart_r<br>x:1  | scb[1].<br>i2c_scl<br>:1 | scb[1].<br>spi_m<br>osi:1    |           |            | peri.tr<br>_io_in<br>put[4]:<br>0 |                                 |            |            |                         |       |






| Port/<br>Pin | ACT #0                           | ACT #1                             | ACT #2                | ACT #3                 | DS #2 | DS #3                          | ACT<br>#4 | ACT<br>#5 | ACT<br>#6                 | ACT<br>#7                | ACT<br>#8                    | ACT<br>#9 | ACT<br>#10                   | ACT<br>#12                         | ACT<br>#13 | ACT<br>#14 | ACT<br>#15 | DS #5 | DS #6 |
|--------------|----------------------------------|------------------------------------|-----------------------|------------------------|-------|--------------------------------|-----------|-----------|---------------------------|--------------------------|------------------------------|-----------|------------------------------|------------------------------------|------------|------------|------------|-------|-------|
| P2.1         | tcpwm[0].l<br>ine_comp<br>I[3]:0 | tcpwm[0].l<br>ine_compl<br>[259]:0 | csd.csd<br>_tx:10     | csd.csd_<br>tx_n:10    |       |                                |           |           | scb[1]<br>.uart_t<br>x:1  | scb[1].<br>i2c_sd<br>a:1 | scb[1].<br>spi_mi<br>so:1    |           |                              | peri.tr<br>_io_in<br>put[5]:<br>0  |            |            |            |       |       |
| P2.2         | tcpwm[0].l<br>ine[0]:1           | tcpwm[0].l<br>ine[260]:0           | csd.csd<br>_tx:11     | csd.csd_<br>tx_n:11    |       |                                |           |           | scb[1]<br>.uart_r<br>ts:1 |                          | scb[1].<br>spi_cl<br>k:1     |           |                              |                                    |            |            |            |       |       |
| P2.3         | tcpwm[0].l<br>ine_comp<br>l[0]:1 | tcpwm[0].l<br>ine_compl<br>[260]:0 | csd.csd<br>_tx:12     | csd.csd_<br>tx_n:12    |       |                                |           |           | scb[1]<br>.uart_<br>cts:1 |                          | scb[1].<br>spi_se<br>lect0:1 |           |                              |                                    |            |            |            |       |       |
| P2.4         | tcpwm[0].l<br>ine[1]:1           | tcpwm[0].l<br>ine[261]:0           | csd.csd<br>_tx:13     | csd.csd_<br>tx_n:13    |       |                                |           |           |                           |                          | scb[1].<br>spi_se<br>lect1:1 |           |                              |                                    |            |            |            |       |       |
| P2.5         | tcpwm[0].l<br>ine_comp<br>l[1]:1 | tcpwm[0].l<br>ine_compl<br>[261]:0 | csd.csd<br>_tx:14     | csd.csd_<br>tx_n:14    |       |                                |           |           |                           |                          | scb[1].<br>spi_se<br>lect2:1 |           |                              |                                    |            |            |            |       |       |
| P2.6         | tcpwm[0].l<br>ine[1]:5           | tcpwm[1].l<br>ine[262]:1           | csd.csd<br>_tx:15     | csd.csd_<br>tx_n:15    |       | lpcom<br>p.dsi_<br>comp<br>0:0 |           |           |                           |                          | scb[1].<br>spi_se<br>lect3:1 |           |                              | peri.tr<br>_io_in<br>put[8]:<br>0  |            |            |            |       |       |
| P2.7         | tcpwm[0].l<br>ine_comp<br>l[2]:1 | tcpwm[0].l<br>ine_compl<br>[262]:0 | csd.csd<br>_tx:16     | csd.csd_<br>tx_n:16    |       | lpco<br>mp.ds<br>i_com<br>p1:0 |           |           |                           |                          |                              |           |                              | peri.tr<br>_io_in<br>put[9]:<br>0  |            |            |            |       |       |
| P3.0         | tcpwm[0].l<br>ine[3]:1           | tcpwm[0].l<br>ine[263]:0           | csd.csd<br>_tx:17     | csd.csd_<br>tx_n:17    |       |                                |           |           | scb[2]<br>.uart_r<br>x:1  | scb[2].<br>i2c_scl<br>:1 |                              |           |                              | peri.tr<br>_io_in<br>put[6]:<br>0  |            |            |            |       |       |
| P3.1         | tcpwm[0].l<br>ine_comp<br>l[3]:1 | tcpwm[0].l<br>ine_compl<br>[263]:0 | csd.csd<br>_tx:18     | csd.csd_<br>tx_n:18    |       |                                |           |           | scb[2]<br>.uart_t<br>x:1  | scb[2].<br>i2c_sd<br>a:1 |                              |           |                              | peri.tr<br>_io_in<br>put[7]:<br>0  |            |            |            |       |       |
| P5.0         | tcpwm[0].l<br>ine[0]:2           | tcpwm[0].l<br>ine[256]:1           | csd.csd<br>_tx:19     | csd.csd_<br>tx_n:19    |       |                                |           |           | scb[5]<br>.uart_r<br>x:0  | scb[5].<br>i2c_scl<br>:0 | scb[5].<br>spi_m<br>osi:0    |           | canfd[0]<br>.ttcan_r<br>x[0] | peri.tr<br>_io_in<br>put[10<br>]:0 |            |            |            |       |       |
| P5.1         | tcpwm[0].l<br>ine_comp<br>I[0]:2 | tcpwm[0].l<br>ine_compl<br>[256]:1 | csd.csd<br>_tx:20     | csd.csd_<br>tx_n:20    |       |                                |           |           | scb[5]<br>.uart_t<br>x:0  | scb[5].<br>i2c_sd<br>a:0 | scb[5].<br>spi_mi<br>so:0    |           | canfd[0]<br>.ttcan_t<br>x[0] | peri.tr<br>_io_in<br>put[11<br>]:0 |            |            |            |       |       |
| P5.2         |                                  |                                    | csd.csd<br>tx:21      | csd.csd_<br>tx_n:21    |       |                                |           |           |                           |                          |                              |           |                              |                                    |            |            |            |       |       |
| P5.6         | tcpwm[0].l<br>ine[1]:2           | tcpwm[0].l<br>ine[257]:1           | _<br>csd.csd<br>tx:22 | <br>csd.csd<br>tx_n:22 |       |                                |           |           |                           |                          |                              |           |                              |                                    |            |            |            |       |       |
| P5.7         | tcpwm[0].l<br>ine_comp<br>I[1]:2 | tcpwm[0].l<br>ine_compl<br>[257]:1 | csd.csd<br>tx:23      | csd.csd_<br>tx_n:23    |       |                                |           |           |                           |                          |                              |           |                              |                                    |            |            |            |       |       |



| Port/<br>Pin | ACT #0                           | ACT #1                             | ACT #2            | ACT #3              | DS #2                    | DS #3 | ACT<br>#4 | ACT<br>#5 | ACT<br>#6                 | ACT<br>#7                | ACT<br>#8                    | ACT<br>#9                     | ACT<br>#10 | ACT<br>#12                         | ACT<br>#13                     | ACT<br>#14                | ACT<br>#15 | DS #5                            | DS #6                            |
|--------------|----------------------------------|------------------------------------|-------------------|---------------------|--------------------------|-------|-----------|-----------|---------------------------|--------------------------|------------------------------|-------------------------------|------------|------------------------------------|--------------------------------|---------------------------|------------|----------------------------------|----------------------------------|
| P6.2         | tcpwm[0].l<br>ine[3]:2           | tcpwm[0].l<br>ine[259]:1           | csd.csd<br>_tx:24 | csd.csd_<br>tx_n:24 |                          |       |           |           |                           |                          |                              |                               |            |                                    | cpuss.f<br>ault_out[<br>0]     |                           |            |                                  |                                  |
| P6.3         | tcpwm[0].l<br>ine_comp<br>l[3]:2 | tcpwm[0].l<br>ine_compl<br>[259]:1 | csd.csd<br>_tx:25 | csd.csd_<br>tx_n:25 |                          |       |           |           |                           |                          |                              |                               |            |                                    | cpuss.f<br>ault_out[<br>1]     |                           |            |                                  |                                  |
| P6.4         | tcpwm[0].l<br>ine[0]:3           | tcpwm[0].l<br>ine[260]:1           | csd.csd<br>_tx:26 | csd.csd_<br>tx_n:26 | scb[6].<br>i2c_scl<br>:0 |       |           |           |                           |                          |                              |                               |            | peri.tr<br>_io_in<br>put[12<br>]:0 | peri.tr_io<br>_output[<br>0]:1 |                           |            | cpuss.<br>swj_s<br>wo_td<br>o    | scb[6]<br>.spi_<br>mosi:<br>0    |
| P6.5         | tcpwm[0].l<br>ine_comp<br>I[0]:3 | tcpwm[1].l<br>ine_compl<br>[260]:1 | csd.csd<br>_tx:27 | csd.csd_<br>tx_n:27 | scb[6].<br>i2c_sd<br>a:0 |       |           |           |                           |                          |                              |                               |            | peri.tr<br>_io_in<br>put[13<br>]:0 | peri.tr_io<br>_output[<br>1]:1 |                           |            | cpuss.<br>swj_s<br>wdoe_<br>tdi  | scb[6]<br>.spi_<br>miso:<br>0    |
| P6.6         | tcpwm[0].l<br>ine[1]:3           | tcpwm[0].l<br>ine[261]:1           | csd.csd<br>_tx:28 | csd.csd_<br>tx_n:28 |                          |       |           |           |                           |                          |                              |                               |            |                                    |                                |                           |            | cpuss.<br>swj_s<br>wdio_t<br>ms  | scb[6]<br>.spi_c<br>lk:0         |
| P6.7         | tcpwm[0].l<br>ine_comp<br>l[1]:3 | tcpwm[0].l<br>ine_compl<br>[261]:1 | csd.csd<br>_tx:29 | csd.csd_<br>tx_n:29 |                          |       |           |           |                           |                          |                              |                               |            |                                    |                                |                           |            | cpuss.<br>swj_s<br>wclk_t<br>clk | scb[6]<br>.spi_s<br>elect0<br>:0 |
| P7.0         | tcpwm[0].l<br>ine[2]:2           | tcpwm[0].l<br>ine[262]:1           | csd.csd<br>_tx:30 | csd.csd_<br>tx_n:30 |                          |       |           |           | scb[4]<br>.uart_r<br>x:0  | scb[4].<br>i2c_scl<br>:0 | scb[4].<br>spi_m<br>osi:0    |                               |            | peri.tr<br>_io_in<br>put[14<br>]:0 |                                | cpuss.tr<br>ace_clo<br>ck |            |                                  |                                  |
| P7.1         | tcpwm[0].l<br>ine_comp<br>I[2]:2 | tcpwm[0].l<br>ine_compl<br>[262]:1 | csd.csd<br>_tx:31 | csd.csd_<br>tx_n:31 |                          |       |           |           | scb[4]<br>.uart_t<br>x:0  | scb[4].<br>i2c_sd<br>a:0 | scb[4].<br>spi_mi<br>so:0    |                               |            | peri.tr<br>_io_in<br>put[15<br>]:0 |                                |                           |            |                                  |                                  |
| P7.2         | tcpwm[0].l<br>ine[3]:3           | tcpwm[0].l<br>ine[263]:1           | csd.csd<br>_tx:32 | csd.csd_<br>tx_n:32 |                          |       |           |           | scb[4]<br>.uart_r<br>ts:0 |                          | scb[4].<br>spi_cl<br>k:0     |                               |            |                                    |                                |                           |            |                                  |                                  |
| P7.3         | tcpwm[0].l<br>ine_comp<br>I[3]:3 | tcpwm[0].l<br>ine_compl<br>[263]:1 | csd.csd<br>_tx:33 | csd.csd_<br>tx_n:33 |                          |       |           |           | scb[4]<br>.uart_<br>cts:0 |                          | scb[4].<br>spi_se<br>lect0:0 |                               |            |                                    |                                |                           |            |                                  |                                  |
| P7.4         |                                  |                                    | csd.csd<br>_tx:34 | csd.csd_<br>tx_n:34 |                          |       |           |           |                           |                          | scb[4].<br>spi_se<br>lect1:0 |                               |            |                                    |                                |                           |            |                                  |                                  |
| P7.5         |                                  |                                    | csd.csd<br>_tx:35 | csd.csd_<br>tx_n:35 |                          |       |           |           |                           |                          | scb[4].<br>spi_se<br>lect2:0 |                               |            |                                    |                                |                           |            |                                  |                                  |
| P7.7         |                                  |                                    | csd.csd<br>_tx:36 | csd.csd_<br>tx_n:36 |                          |       |           |           |                           |                          |                              | cpuss.<br>clk_fm<br>_pum<br>p |            |                                    |                                |                           |            |                                  |                                  |





| Port/<br>Pin | ACT #0                           | ACT #1                             | ACT #2            | ACT #3              | DS #2 | DS #3 | ACT<br>#4 | ACT<br>#5 | ACT<br>#6                 | ACT<br>#7                | ACT<br>#8                    | ACT<br>#9 | ACT<br>#10                  | ACT<br>#12                         | ACT<br>#13 | ACT<br>#14 | ACT<br>#15                    | DS #5 | DS #6 |
|--------------|----------------------------------|------------------------------------|-------------------|---------------------|-------|-------|-----------|-----------|---------------------------|--------------------------|------------------------------|-----------|-----------------------------|------------------------------------|------------|------------|-------------------------------|-------|-------|
| P8.0         | tcpwm[0].l<br>ine[2]:3           | tcpwm[0].l<br>ine[258]:1           | csd.csd<br>_tx:37 | csd.csd_<br>tx_n:37 |       |       |           |           | scb[4]<br>.uart_r<br>x:1  | scb[4].<br>i2c_scl<br>:1 | scb[4].<br>spi_m<br>osi:1    |           |                             | peri.tr<br>_io_in<br>put[16<br>]:0 |            |            |                               |       |       |
| P8.1         | tcpwm[0].l<br>ine_comp<br>l[2]:3 | tcpwm[0].l<br>ine_compl<br>[258]:1 | csd.csd<br>_tx:38 | csd.csd_<br>tx_n:38 |       |       |           |           | scb[4]<br>.uart_t<br>x:1  | scb[4].<br>i2c_sd<br>a:1 | scb[4].<br>spi_mi<br>so:1    |           |                             | peri.tr<br>_io_in<br>put[17<br>]:0 |            |            |                               |       |       |
| P9.0         | tcpwm[0].l<br>ine[0]:4           | tcpwm[0].l<br>ine[260]:2           | csd.csd<br>_tx:39 | csd.csd_<br>tx_n:39 |       |       |           |           | scb[2]<br>.uart_r<br>x:0  | scb[2].<br>i2c_scl<br>:0 | scb[2].<br>spi_m<br>osi:0    |           |                             | peri.tr<br>_io_in<br>put[18<br>]:0 |            |            | cpuss.tr<br>ace_da<br>ta[3]:1 |       |       |
| P9.1         | tcpwm[0].l<br>ine_comp<br>l[0]:4 | tcpwm[0].l<br>ine_compl<br>[260]:2 | csd.csd<br>_tx:40 | csd.csd_<br>tx_n:40 |       |       |           |           | scb[2]<br>.uart_t<br>x:0  | scb[2].<br>i2c_sd<br>a:0 | scb[2].<br>spi_mi<br>so:0    |           |                             | peri.tr<br>_io_in<br>put[19<br>]:0 |            |            | cpuss.tr<br>ace_da<br>ta[2]:1 |       |       |
| P9.2         | tcpwm[0].l<br>ine[1]:4           | tcpwm[0].l<br>ine[261]:2           | csd.csd<br>_tx:41 | csd.csd_<br>tx_n:41 |       |       |           |           | scb[2]<br>.uart_r<br>ts:0 |                          | scb[2].<br>spi_cl<br>k:0     |           | pass.ds<br>i_ctb_c<br>mp0:1 |                                    |            |            | cpuss.tr<br>ace_da<br>ta[1]:1 |       |       |
| P9.3         | tcpwm[0].l<br>ine_comp<br>l[1]:4 | tcpwm[0].l<br>ine_compl<br>[261]:3 | csd.csd<br>_tx:42 | csd.csd_<br>tx_n:42 |       |       |           |           | scb[2]<br>.uart_<br>cts:0 |                          | scb[2].<br>spi_se<br>lect0:0 |           | pass.ds<br>i_ctb_c<br>mp1:1 |                                    |            |            | cpuss.tr<br>ace_da<br>ta[0]:1 |       |       |
| P9.4         |                                  |                                    | csd.csd<br>_tx:43 | csd.csd_<br>tx_n:43 |       |       |           |           |                           |                          | scb[2].<br>spi_se<br>lect1:0 |           |                             |                                    |            |            |                               |       |       |
| P9.5         |                                  |                                    | csd.csd<br>_tx:44 | csd.csd_<br>tx_n:44 |       |       |           |           |                           |                          | scb[2].<br>spi_se<br>lect2:0 |           |                             |                                    |            |            |                               |       |       |
| P10.0        | tcpwm[0].l<br>ine[2]:4           | tcpwm[0].l<br>ine[262]:2           | csd.csd<br>_tx:45 | csd.csd_<br>tx_n:45 |       |       |           |           | scb[1]<br>.uart_r<br>x:0  | scb[1].<br>i2c_scl<br>:0 | scb[1].<br>spi_m<br>osi:0    |           |                             | peri.tr<br>_io_in<br>put[20<br>]:0 |            |            | cpuss.tr<br>ace_da<br>ta[3]:0 |       |       |
| P10.1        | tcpwm[0].l<br>ine_comp<br>l[2]:4 | tcpwm[0].l<br>ine_compl<br>[262]:2 | csd.csd<br>_tx:46 | csd.csd_<br>tx_n:46 |       |       |           |           | scb[1]<br>.uart_t<br>x:0  | scb[1].<br>i2c_sd<br>a:0 | scb[1].<br>spi_mi<br>so:0    |           |                             | peri.tr<br>_io_in<br>put[21<br>]:0 |            |            | cpuss.tr<br>ace_da<br>ta[2]:0 |       |       |
| P10.2        | tcpwm[0].l<br>ine[3]:4           | tcpwm[0].l<br>ine[263]:2           | csd.csd<br>_tx:47 | csd.csd_<br>tx_n:47 |       |       |           |           | scb[1]<br>.uart_r<br>ts:0 |                          | scb[1].<br>spi_cl<br>k:0     |           |                             |                                    |            |            | cpuss.tr<br>ace_da<br>ta[1]:0 |       |       |
| P10.3        | tcpwm[0].l<br>ine_comp<br>I[3]:4 | tcpwm[0].l<br>ine_compl<br>[263]:2 | csd.csd<br>_tx:48 | csd.csd_<br>tx_n:48 |       |       |           |           | scb[1]<br>.uart_<br>cts:0 |                          | scb[1].<br>spi_se<br>lect0:0 |           |                             |                                    |            |            | cpuss.tr<br>ace_da<br>ta[0]:0 |       |       |



| Port/<br>Pin | ACT #0                           | ACT #1                             | ACT #2            | ACT #3              | DS #2 | DS #3 | ACT<br>#4 | ACT<br>#5                    | ACT<br>#6                 | ACT<br>#7 | ACT<br>#8                    | ACT<br>#9                         | ACT<br>#10 | ACT<br>#12                         | ACT<br>#13                     | ACT<br>#14 | ACT<br>#15 | DS #5 | DS #6 |
|--------------|----------------------------------|------------------------------------|-------------------|---------------------|-------|-------|-----------|------------------------------|---------------------------|-----------|------------------------------|-----------------------------------|------------|------------------------------------|--------------------------------|------------|------------|-------|-------|
| P10.4        | tcpwm[0].l<br>ine[0]:5           | tcpwm[0].l<br>ine[256]:2           | csd.csd<br>_tx:49 | csd.csd_<br>tx_n:49 |       |       |           |                              |                           |           | scb[1].<br>spi_se<br>lect1:0 | audios<br>s[0].p<br>dm_cl<br>k:0  |            |                                    |                                |            |            |       |       |
| P10.5        | tcpwm[0].l<br>ine_comp<br>I[0]:5 | tcpwm[0].l<br>ine_compl<br>[256]:2 | csd.csd<br>_tx:50 | csd.csd_<br>tx_n:50 |       |       |           |                              |                           |           | scb[1].<br>spi_se<br>lect2:0 | audios<br>s[0].p<br>dm_d<br>ata:0 |            |                                    |                                |            |            |       |       |
| P10.6        | tcpwm[0].l<br>ine[1]:5           | tcpwm[0].l<br>ine[257]:2           | csd.csd<br>_tx:51 | csd.csd_<br>tx_n:51 |       |       |           |                              |                           |           | scb[1].<br>spi_se<br>lect3:0 |                                   |            | peri.tr<br>_io_in<br>put[22<br>]:0 |                                |            |            |       |       |
| P10.7        | tcpwm[0].l<br>ine_comp<br>l[1]:5 | tcpwm[0].l<br>ine_compl<br>[257]:2 | csd.csd<br>_tx:52 | csd.csd_<br>tx_n:52 |       |       |           | smif.<br>spi_s<br>elect<br>2 |                           |           |                              |                                   |            | peri.tr<br>_io_in<br>put[23<br>]:0 |                                |            |            |       |       |
| P11.1        |                                  |                                    | csd.csd<br>_tx:53 | csd.csd_<br>tx_n:53 |       |       |           | smif.s<br>pi_sel<br>ect1     |                           |           |                              |                                   |            |                                    |                                |            |            |       |       |
| P11.2        | tcpwm[0].l<br>ine[3]:5           | tcpwm[0].l<br>ine[259]:2           | csd.csd<br>_tx:54 | csd.csd_<br>tx_n:54 |       |       |           | smif.s<br>pi_sel<br>ect0     | scb[5]<br>.uart_r<br>ts:0 |           | scb[5].<br>spi_cl<br>k:0     |                                   |            |                                    |                                |            |            |       |       |
| P11.3        | tcpwm[0].l<br>ine_comp<br>I[3]:5 | tcpwm[0].l<br>ine_compl<br>[259]:2 | csd.csd<br>_tx:55 | csd.csd_<br>tx_n:55 |       |       |           | smif.s<br>pi_da<br>ta3       | scb[5]<br>.uart_<br>cts:0 |           | scb[5].<br>spi_se<br>lect0:0 |                                   |            |                                    | peri.tr_io<br>_output[<br>0]:0 |            |            |       |       |
| P11.4        | tcpwm[0].l<br>ine[0]:6           | tcpwm[0].l<br>ine[260]:3           | csd.csd<br>_tx:56 | csd.csd_<br>tx_n:56 |       |       |           | smif.s<br>pi_da<br>ta2       |                           |           | scb[5].<br>spi_se<br>lect1:0 |                                   |            |                                    | peri.tr_io<br>_output[<br>1]:0 |            |            |       |       |
| P11.5        | tcpwm[0].l<br>ine_comp<br>I[0]:6 | tcpwm[0].l<br>ine_compl<br>[260]:3 | csd.csd<br>_tx:57 | csd.csd_<br>tx_n:57 |       |       |           | smif.s<br>pi_da<br>ta1       |                           |           | scb[5].<br>spi_se<br>lect2:0 |                                   |            |                                    |                                |            |            |       |       |
| P11.6        | tcpwm[0]<br>.line[1]:6           | tcpwm[0].<br>line[261]:<br>3       | csd.csd<br>_tx:58 | csd.csd_<br>tx_n:58 |       |       |           | smif.s<br>pi_da<br>ta0       |                           |           | scb[5].<br>spi_se<br>lect3:0 |                                   |            |                                    |                                |            |            |       |       |
| P11.7        | tcpwm[0]<br>.line_com<br>pl[1]:6 | tcpwm[0].<br>line_comp<br>l[261]:2 | csd.csd<br>_tx:59 | csd.csd_<br>tx_n:59 |       |       |           | smif.s<br>pi_clk             |                           |           |                              |                                   |            |                                    |                                |            |            |       |       |
| P12.6        | tcpwm[0].l<br>ine[3]:6           | tcpwm[0].l<br>ine[263]:3           | csd.csd<br>_tx:60 | csd.csd_<br>tx_n:60 |       |       |           |                              |                           |           |                              |                                   |            |                                    |                                |            |            |       |       |
| P12.7        | tcpwm[0].l<br>ine_comp<br>l[3]:6 | tcpwm[0].l<br>ine_compl<br>[263]:3 | csd.csd<br>_tx:61 | csd.csd_<br>tx_n:61 |       |       |           |                              |                           |           |                              |                                   |            |                                    |                                |            |            |       |       |



Analog and Smart I/O alternate port pin functionality is provided in Table 8.

| Table 8. | Port Pin Analog    | Digital    | and Smart I/O Functions |
|----------|--------------------|------------|-------------------------|
|          | T VITI III Analog, | , Digitai, |                         |

| Port/Pin | Analog           |  |  |  |  |  |
|----------|------------------|--|--|--|--|--|
| P0.0     | wco_in           |  |  |  |  |  |
| P0.1     | wco_out          |  |  |  |  |  |
| P5.6     | lpcomp.inp_comp0 |  |  |  |  |  |
| P5.7     | lpcomp.inn_comp0 |  |  |  |  |  |
| P6.2     | lpcomp.inp_comp1 |  |  |  |  |  |
| P6.3     | lpcomp.inn_comp1 |  |  |  |  |  |
| P6.6     | swd_data         |  |  |  |  |  |
| P6.7     | swd_clk          |  |  |  |  |  |
| P7.2     | csd.csh_tank     |  |  |  |  |  |
| P7.3     | csd.vref_ext     |  |  |  |  |  |
| P7.7     | csd.shield       |  |  |  |  |  |
| P9.5     | aref_ext_vref    |  |  |  |  |  |
| P10.0    | sarmux_pads[0]   |  |  |  |  |  |
| P10.1    | sarmux_pads[1]   |  |  |  |  |  |
| P10.2    | sarmux_pads[2]   |  |  |  |  |  |
| P10.3    | sarmux_pads[3]   |  |  |  |  |  |
| P10.4    | sarmux_pads[4]   |  |  |  |  |  |
| P10.5    | sarmux_pads[5]   |  |  |  |  |  |

# Table 8. Port Pin Analog, Digital, and Smart I/O Functions

| Port/Pin | Analog              |  |  |  |  |  |  |
|----------|---------------------|--|--|--|--|--|--|
| P10.6    | sarmux_pads[6]      |  |  |  |  |  |  |
| P10.7    | sarmux_pads[7]      |  |  |  |  |  |  |
| P12.6    | eco_in              |  |  |  |  |  |  |
| P12.7    | eco_out             |  |  |  |  |  |  |
| Port/Pin | Digital             |  |  |  |  |  |  |
| P0.4     | pmic_wakeup_in      |  |  |  |  |  |  |
|          | hibernate_wakeup[1] |  |  |  |  |  |  |
| P0.5     | pmic_wakeup_out     |  |  |  |  |  |  |
| P8.1     | hibernate_wakeup[0] |  |  |  |  |  |  |
| Port/Pin | SMARTIO             |  |  |  |  |  |  |
| P9.0     | smartio[9].io[0]    |  |  |  |  |  |  |
| P9.1     | smartio[9].io[1]    |  |  |  |  |  |  |
| P9.2     | smartio[9].io[2]    |  |  |  |  |  |  |
| P9.3     | smartio[9].io[3]    |  |  |  |  |  |  |
| P9.4     | smartio[9].io[4]    |  |  |  |  |  |  |
| P9.5     | smartio[9].io[5]    |  |  |  |  |  |  |





# **Power Supply Considerations**

The following power system diagrams show typical connections for power pins for all supported packages, and with and without usage of the buck regulator.


In these diagrams, the package pin is shown with the pin name, for example "V<sub>DDA</sub>, 59". For V<sub>DDx</sub> pins, the I/O port that is powered by that pin is also shown, for example "V<sub>BACKUP</sub>, 3; I/O port P0".

### Figure 12. 80-TQFP Power Connection Diagram










**CYPRESS** 




# Figure 14. 68-QFN Power Connection Diagram



1.7 to 3.6 V



## Figure 15. 68-QFN (No Buck) Power Connection Diagram




There are as many as eight  $V_{DDx}$  supply pins, depending on the package, and multiple  $V_{SS}$  ground pins. The power pins are:

- V<sub>DDD</sub>: the main digital supply.
- V<sub>CCD</sub>: the main LDO output. It requires a 4.7-µF capacitor for regulation. The LDO can be turned off when V<sub>CCD</sub> is driven from the switching regulator (see below). For more information, see the power system block diagram in the device technical reference manual (TRM).
- V<sub>DDA</sub>: the supply for the analog peripherals. Voltage must be applied to this pin for correct device initialization and boot up.
- V<sub>DDIOA</sub>: the supply for I/O ports 9 and 10. If it is present in the device package, it must be connected to V<sub>DDA</sub>.
- $V_{DDIO0}$ : the supply for I/O ports 11 and 12.
- $V_{DDIO1}$ : the supply for I/O ports 5, 6, 7, and 8.
- V<sub>DDIO2</sub>: the supply for I/O ports 1, 2, and 3.

■ V<sub>BACKUP</sub>: the supply for the backup domain, which includes the 32-kHz WCO and the RTC. It can be a separate supply as low as 1.4 V, for battery or supercapacitor backup, as Figure 16 shows. otherwise it is connected to V<sub>DDD</sub>. It powers I/O port 0.

#### Figure 16. Separate Battery Connection to VBACKUP





■ V<sub>DDUSB</sub>: the supply for the USB peripheral and the USBDP and USBDM pins. It must be 2.85 V to 3.6 V for USB operation. If USB is not used, it can be 1.7 V to 3.6 V, and the USB pins can be used as limited-capability GPIOs on I/O port 14.

Table 9 shows a summary of the I/O port supplies:

#### Table 9. I/O Port Supplies

| Port       | Supply             | Alternate Supply |
|------------|--------------------|------------------|
| 0          | VBACKUP            | V <sub>DDD</sub> |
| 1,2, 3     | V <sub>DDIO2</sub> | -                |
| 5, 6, 7, 8 | V <sub>DDIO1</sub> | -                |
| 9, 10      | V <sub>DDIOA</sub> | V <sub>DDA</sub> |
| 11, 12     | V <sub>DDIO0</sub> | _                |
| 14         | V <sub>DDUSB</sub> | -                |

Note: If the USB pins are not used, connect  $V_{DDUSB}$  to ground and leave the P14.0/USBDP and P14.1/USBDM pins unconnected.

Voltage must be applied to the V<sub>DDD</sub> pin, and the V<sub>DDA</sub> pin as noted above, for correct device initialization and operation. If an I/O port is not being used, applying voltage to the corresponding V<sub>DDx</sub> pin is optional.

V<sub>SS</sub>: ground pins for the above supplies. All ground pins should be connected together to a common ground.

In addition to the LDO regulator, a switching regulator is included. The regulator pins are:

- V<sub>DD NS</sub>: the regulator supply.
- V<sub>IND1</sub>: the regulator output. It is typically used to drive V<sub>CCD</sub> through an inductor.

The  $V_{DD}$  power pins are not connected together on chip. They can be connected off chip, in one or more separate nets. If separate power nets are used, they can be isolated from noise from the other nets using optional ferrite beads, as indicated in the diagrams.

No external load should be placed on  $V_{CCD}, \, \text{or} \, \, V_{IND1},$  whether or not these pins are used.

There are no power pin sequencing requirements; power supplies may be brought up in any order. The power management system holds the device in reset until all power pins are at the voltage levels required for proper operation.

**Note:** If a battery is installed on the PCB first,  $V_{DDD}$  must be cycled for at least 50 µs. This prevents premature drain of the battery during product manufacture and storage.

Bypass capacitors must be connected to a common ground from the  $V_{DDx}$  and other pins, as indicated in the diagrams. Typical practice for systems in this frequency range is to use a 10-µF or 1-µF capacitor in parallel with a smaller capacitor (0.1 µF, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated for optimal bypassing.

All capacitors and inductors should be  $\pm 20\%$  or better. The recommended inductor value is 2.2 µH  $\pm 20\%$  (for example, TDK MLP2012H2R2MT0S1).

It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the applied voltage is a significant percentage of the rated working voltage.

For more information on pad layout, refer to PSoC 6 CAD libraries.



# **Electrical Specifications**

All specifications are valid for –40  $^\circ\text{C}$   $\leq$  T\_A  $\leq$  85  $^\circ\text{C}$  and for 1.71 V to 3.6 V except where noted.

Note: These are preliminary and subject to change.

# **Absolute Maximum Ratings**

# Table 10. Absolute Maximum Ratings<sup>[1]</sup>

| Spec ID# | Parameter                   | Description  | Min  | Тур | Max                  | Units | Details / Conditions |
|----------|-----------------------------|--|------|-----|----------------------|-------|----------------------|
| SID1     | V <sub>DD_ABS</sub>         | Analog or digital supply relative to Vss<br>(V <sub>SSD</sub> = V <sub>SSA</sub> ) | -0.5 | _   | 4                    | V     |                      |
| SID2     | V <sub>CCD_ABS</sub>        | Direct digital core voltage input relative to Vssd                                 | -0.5 | _   | 1.2                  | V     |                      |
| SID3     | V <sub>GPIO_ABS</sub>       | GPIO voltage; V <sub>DDD</sub> or V <sub>DDA</sub>                                 | -0.5 | _   | V <sub>DD</sub> +0.5 | V     |                      |
| SID4     | I <sub>GPIO_ABS</sub>       | Current per GPIO   | -25  | -   | 25                   | mA    |                      |
| SID5     | I <sub>GPIO_injection</sub> | GPIO injection current per pin   | -0.5 | -   | 0.5                  | mA    |                      |
| SID3A    | ESD_HBM                     | Electrostatic discharge Human Body<br>Model  | 2200 | _   | _                    | V     |                      |
| SID4A    | ESD_CDM                     | Electrostatic discharge Charged<br>Device Model                                    | 500  | _   | -                    | V     |                      |
| SID5A    | LU                          | Pin current for latchup-free operation   | -100 | -   | 100                  | mA    |                      |

# **Device-Level Specifications**

Table 13 provides detailed specifications of CPU current. Table 11 summarizes these specifications, for rapid review of CPU currents under common conditions. Note that the max frequency for CM4 is 150 MHz, and for CM0+ is 100 MHz. IMO and FLL are used to generate the CPU clocks; FLL is not used when the CPU clock frequency is 8 MHz.

#### Table 11. CPU Current Specifications Summary

| Condition  | Range  | Typ Range    | Max Range    |
|--|--|--------------|--------------|
| LP Mode, $V_{DDD}$ = 3.3 V, $V_{CCD}$ = 1.1 V, with  | buck regulator                                     |              |              |
| CM4 active, CM0+ sleep                               |  | 0.9–6.9 mA   | 1.5–8.6 mA   |
| CM0+ active, CM4 sleep                               | Across CPUs clock ranges: 8–150/100 MHz; Dhrystone | 0.8–3.8 mA   | 1.3–4.5 mA   |
| CM4 sleep, CM0+ sleep                                | with flash cache enabled                           | 0.7–1.5 mA   | 1.3–2.2 mA   |
| CM0+ sleep, CM4 off                                  |  | 0.7–1.3 mA   | 1.3–2 mA     |
| Minimum regulator current mode                       | Across CM4/CM0+ CPU active/sleep modes             | 0.6–0.7 mA   | 1.1–1.1 mA   |
| ULP Mode, $V_{DDD}$ = 3.3 V, $V_{CCD}$ = 0.9 V, with | h buck regulator                                   |              |              |
| CM4 active, CM0+ sleep                               |  | 0.65–1.6 mA  | 0.8–2.2mA    |
| CM0+ active, CM4 sleep                               | Across CPUs clock ranges: 8 – 50/25 MHz; Dhrystone | 0.51–0.91 mA | 0.72–1.25 mA |
| CM4 sleep, CM0+ sleep                                | with flash cache enabled                           | 0.42–0.76 mA | 0.65–1.1 mA  |
| CM0+ sleep, CM4 off                                  |  | 0.41–0.62 mA | 0.6–0.9 mA   |
| Minimum regulator current mode                       | Across CM4/CM0+ CPU active/sleep modes             | 0.39–0.54 mA | 0.6–0.76 mA  |
| Deep Sleep   | Across SRAM retention                              | 7–9 µA       | -            |
| Hibernate  | Across V <sub>DDD</sub>                            | 300–800 nA   | -            |

Note

Usage above the absolute maximum conditions listed in Table 10 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.






Figure 17. Typical Device Currents vs. CPU Frequency; System Low Power (LP) Mode<sup>[2]</sup>

#### **Power Supplies**

#### Table 12. Power Supply DC Specifications

| Spec ID# | Parameter              | Description  | Min  | Тур | Max  | Units | Details / Conditions  |
|----------|------------------------|--|------|-----|------|-------|---|
| SID6     | V <sub>DDD</sub>       | Internal regulator   | 1.7  | -   | 3.6  | V     |   |
| SID7     | V <sub>DDA</sub>       | Analog power supply voltage. Shorted to $V_{\text{DDIOA}}$ on PCB                          | 1.7  | -   | 3.6  | V     |   |
| SID7A    | V <sub>DDIO1</sub>     | GPIO supply for Ports 5 to 8 when present  | 1.7  | -   | 3.6  | V     | Must be $\geq V_{DDA}$ if the CapSense (CSD) block is used in the application |
| SID7B    | V <sub>DDIO0</sub>     | GPIO supply for Ports 11 and 12  | 1.7  | -   | 3.6  | V     |   |
| SID7E    | V <sub>DDIO0</sub>     | Supply when programming E-Fuse   | 2.38 | 2.5 | 2.62 | V     | eFuse programming voltage   |
| SID7EI   | IDDEFUSE               | eFuse programming current  | -    | -   | 14   | mA    |   |
| SID7EP   | EFUSETIME              | eFuse programming time   | -    | -   | 5    | μs    |   |
| SID7C    | V <sub>DDIO2</sub>     | GPIO supply for Ports 1 to 3 when present  | 1.7  | -   | 3.6  | V     |   |
| SID7D    | V <sub>DDIOA</sub>     | GPIO supply for Ports 9 and 10 when present. Must be connected to V <sub>DDA</sub> on PCB. | 1.7  | _   | 3.6  | v     |   |
| SID7F    | V <sub>DDUSB</sub>     | Supply for Port 14 (USB or GPIO) when present  | 1.7  | _   | 3.6  | V     | Min supply is 2.85 V for USB  |
| SID6B    | VBACKUP                | Backup Power; normally shorted to $V_{DDD}$  | 1.7  | _   | 3.6  | V     | Min is 1.4 V in Backup mode   |
| SID8     | V <sub>CCD</sub> (LP)  | Output voltage (for core logic bypass)   | -    | 1.1 | -    | V     | System LP mode  |
| SID9     | V <sub>CCD</sub> (ULP) | Output voltage (for core logic bypass)   | -    | 0.9 | -    |       | ULP mode. Valid for –20 to 85 °C.   |
| SID10    | C <sub>EFC</sub>       | External Regulator voltage (V <sub>CCD</sub> )<br>bypass                                   | 3.8  | 4.7 | 5.6  | μF    | X5R ceramic or better. Value for 0.8 to 1.2 V.                                |
| SID11    | C <sub>EXC</sub>       | Power supply decoupling capacitor  | _    | 10  | _    | μF    | X5R ceramic or better   |

Note


2. CM4 Active, CM0+ Sleep 1/2 CM4 trace values are higher because above 100 MHz, the PLL must be used instead of the FLL.



### CPU Current and Transition Times


## Table 13. CPU Current and Transition Specifications

| Spec ID#   | Parameter        | Description   | Min     | Тур  | Max  | Units | Details / Conditions                                    |
|------------|------------------|---|---------|------|------|-------|---|
| LP Range   | Power Speci      | ifications (for V <sub>CCD</sub> = 1.1 Vwith Bucl                 | k and L | DO)  |      |       | •   |
| Cortex M4. | Active Mod       | e   |         |      |      |       |   |
| Execute wi | th Cache Di      | sabled (Flash)  |         |      |      |       |   |
|            |                  |   |         | 2.3  | 3.2  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C                |
| SIDF1      | I <sub>DD1</sub> | Execute from Flash; CM4 Active<br>50 MHz, CM0+ Sleep 25 MHz. With | _       | 3.1  | 3.6  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            | ושטי             | IMO & FLL. While(1).  |         | 5.7  | 6.5  |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
|            |                  | Evenute from Electric CM4 Active                                  |         | 0.9  | 1.5  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C                |
| SIDF2      | I <sub>DD2</sub> | Execute from Flash; CM4 Active<br>8 MHz, CM0+ Sleep 8 MHz.With    | _       | 1.2  | 1.6  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            | .002             | IMO. While(1)   |         | 2.8  | 3.5  |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
| Execute wi | th Cache Er      | nabled  |         |      |      |       |   |
|            |                  | Execute from CooperCM4 Active                                     |         | 6.9  | 8.6  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C                |
| SIDC1      | I <sub>DD3</sub> | Execute from Cache;CM4 Active<br>150 MHz, CM0+ Sleep 75 MHz. IMO  | _       | 10.9 | 13.7 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            | 600              | & PLL. Dhrystone.   |         | 13.7 | 15.5 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
|            |                  | Evenute from CooperCM4  |         | 4.8  | 5.8  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 $^\circ \text{C}$ |
| SIDC2      | I <sub>DD4</sub> | Execute from Cache;CM4<br>Active100 MHz, CM0+ Sleep               | _       | 7.4  | 8.4  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            | 004              | 100 MHz. IMO & FLL. Dhrystone.                                    |         | 11.3 | 12   | _ mA  | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
|            |                  |   |         | 2.4  | 3.4  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C                |
| SIDC3      | I <sub>DD5</sub> | Execute from Cache;CM4 Active<br>50 MHz, CM0+ Sleep 25MHz. IMO &  | _       | 3.7  | 4.1  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            | 000              | FLL. Dhrystone  |         | 6.3  | 7.2  |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
|            |                  | Evenute from CookerCM4 Active                                     |         | 0.9  | 1.5  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C                |
| SIDC4      | IDD6             | Execute from Cache;CM4 Active<br>8 MHz, CM0+ Sleep 8 MHz. IMO.    | _       | 1.3  | 1.8  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            | -                | Dhrystone   |         | 3    | 3.8  |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
| Cortex M0- | ⊦. Active Mo     | de  |         |      |      |       |   |
| Execute wi | th Cache Di      | sabled (Flash)  |         |      | -    | -     |   |
|            |                  | Execute from Flash;CM4 Off, CM0+                                  |         | 2.4  | 3.3  |       | $V_{DDD}$ = 3.3 V, Buck ON, max at 60 °C                |
| SIDF3      | IDD7             | Active 50 MHz. With IMO & FLL.                                    | _       | 3.2  | 3.7  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            |                  | While (1).  |         | 5.6  | 6.3  |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |
|            |                  |   |         | 0.8  | 1.5  |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C                |
| SIDF4      | IDD8             | Execute from Flash;CM4 Off, CM0+                                  | _       | 1.1  | 1.6  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C                |
|            |                  | Active 8 MHz. With IMO. While (1)                                 |         | 2.6  | 3.4  |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C   |






| Spec ID#   | Parameter    | Description   | Min | Тур  | Max | Units | Details / Conditions                                  |
|------------|--------------|---|-----|------|-----|-------|---|
| Execute w  | ith Cache Er | nabled  |     |      |     |       |   |
|            |              |   |     | 3.8  | 4.5 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDC5      | IDD9         | Execute from Cache;CM4 Off, CM0+<br>Active 100 MHz. With IMO & FLL. | _   | 5.9  | 6.5 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
| 01200      |              | Dhrystone.  |     | 9    | 9.7 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
|            |              |   |     | 0.8  | 1.3 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDC6      | IDD10        | Execute from Cache;CM4 Off, CM0+                                    | _   | 1.2  | 1.7 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|            |              | Active 8 MHz. With IMO. Dhrystone                                   |     | 2.60 | 3.4 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| Cortex M4. | . Sleep Mode | 9   |     |      |     |       |   |
|            |              |   |     | 1.5  | 2.2 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDS1      | IDD11        | CM4 Sleep 100 MHz, CM0+ Sleep                                       | _   | 2.2  | 2.7 | mA    | $V_{DDD}$ =1.8 V, Buck ON, Max at 60 °C               |
|            |              | 25 MHz. With IMO & FLL.   |     | 4    | 4.6 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
|            |              |   |     | 1.2  | 1.9 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDS2      | IDD12        | CM4 Sleep 50 MHz, CM0+ Sleep  | _   | 1.7  | 2.2 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
| 01202      |              | 25 MHz. With IMO & FLL  |     | 3.4  | 4.3 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| -          |              |   |     | 0.7  | 1.3 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDS3      | IDD13        | CM4 Sleep 8 MHz, CM0+ Sleep   | _   | 1    | 1.5 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|            |              | 8 MHz. With IMO.  |     | 2.4  | 3.3 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| Cortex M0  | +. Sleep Moo | de  |     |      |     |       |   |
|            |              |   |     | 1.30 | 2   |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDS4      | IDD14        | CM4 Off, CM0+ Sleep 50 MHz. With                                    | _   | 1.9  | 2.4 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|            |              | IMO & FLL.  |     | 3.8  | 4.6 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
|            |              |   |     | 0.70 | 1.3 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDS5      | IDD15        | CM4 Off, CM0+ Sleep 8 MHz. With                                     | _   | 1    | 1.5 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|            |              | IMO.  |     | 2.4  | 3.3 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| Cortex M4. | . Minimum R  | Regulator Current Mode  |     |      |     |       |   |
|            |              | Evenue from Electric CM4 Active                                     |     | 0.9  | 1.5 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDLPA1    | IDD16        | Execute from Flash; CM4 Active<br>8 MHz, CM0+ Sleep 8 MHz. With     | _   | 1.2  | 1.7 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|            |              | IMO. While (1).   |     | 2.8  | 3.5 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
|            |              |   |     | 0.9  | 1.5 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDLPA2    | IDD17        | Execute from Cache; CM4 Active<br>8 MHz, CM0+ Sleep 8 MHz. With     | _   | 1.3  | 1.8 | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|            |              | IMO. Dhrystone.   | _   | 2.9  | 3.7 |       | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |





| Spec ID#  | Parameter    | Description   | Min    | Тур     | Max    | Units     | Details / Conditions                                  |
|-----------|--------------|---|--------|---------|--------|-----------|---|
| Cortex M0 | +. Minimum   | Regulator Current Mode                                |        |         |        |           |   |
|           |              |   |        | 0.8     | 1.4    |           | V <sub>DDD</sub> = 3.3 V, Buck ON, Max at 60 °C       |
| SIDLPA3   | IDD18        | Execute from Flash; CM4 Off, CM0+                     | _      | 1.1     | 1.6    | mA        | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|           | 12210        | Active 8 MHz. With IMO. While (1)                     |        | 2.7     | 3.6    |           | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
|           |              |   |        | 0.8     | 1.4    |           | V <sub>DDD</sub> = 3.3 V, Buck ON, Max at 60 °C       |
| SIDLPA4   | IDD19        | Execute from Cache; CM4 Off, CM0+                     | _      | 1.2     | 1.7    | mA        | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|           |              | Active 8 MHz. With IMO. Dhrystone.                    |        | 2.7     | 3.6    |           | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| Cortex M4 | . Minimum R  | legulator Current Mode                                |        |         |        |           |   |
|           |              |   |        | 0.7     | 1.1    |           | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDLPS1   | IDD20        | CM4 Sleep 8 MHz, CM0+ Sleep                           | _      | 1       | 1.5    | mA        | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
|           |              | 8 MHz. With IMO.                                      |        | 2.4     | 3.3    |           | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| Cortex M0 | +. Minimum   | Regulator Current Mode                                |        |         |        |           |   |
|           |              |   |        | 0.6     | 1.1    |           | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDLPS3   | IDD22        | CM4 Off, CM0+ Sleep 8 MHz. With                       | _      | 0.9     | 1.5    | mA        | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C       |
|           |              | IMO.  |        | 2.4     | 3.3    |           | V <sub>DDD</sub> = 1.8 to 3.3 V, LDO, max at<br>85 °C |
| ULP Range | e Power Spe  | cifications (for V <sub>CCD</sub> = 0.9 V using t     | he Buc | k). ULP | mode i | s valid f | rom -20 to +85 °C.                                    |
| Cortex M4 | . Active Mod | e   |        |         |        |           |   |
| Execute w | ith Cache Di | sabled (Flash)  |        |         |        |           |   |
|           |              | Execute from Flash; CM4 Active                        |        | 1.7     | 2.2    |           | $V_{DDD}$ = 3.3V, Buck ON, Max at 60 °C               |
| SIDF5     | IDD3         | 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL. While(1).  | -      | 2.1     | 2.4    | mA        | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C       |
|           |              | Execute from Flash; CM4 Active 8                      |        | 0.56    | 0.8    |           | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDF6     | IDD4         | MHz, CM0+ Sleep 8 MHz. With IMO.<br>While (1)         | -      | 0.75    | 1      | mA        | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C              |
| Execute w | ith Cache Er | nabled  |        |         |        |           |   |
|           |              | Execute from Cache; CM4 Active                        |        | 1.6     | 2.2    |           | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDC8     | IDD10        | 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL. Dhrystone. | -      | 2.4     | 2.7    | mA        | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C       |
|           |              | Execute from Cache; CM4 Active 8                      |        | 0.65    | 0.8    |           | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDC9     | IDD11        | MHz, CM0+ Sleep 8 MHz. With IMO. Dhrystone.           | Ι      | 0.8     | 1.1    | mA        | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C       |
| Cortex M0 | +. Active Mo | de  |        |         |        |           |   |
| Execute w | ith Cache Di | sabled (Flash)  |        |         |        |           |   |
|           |              | Execute from Flash; CM4 Off, CM0+                     |        | 1       | 1.4    |           | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| SIDF7     | IDD16        | Active 25 MHz. With IMO & FLL.<br>While(1).           | -      | 1.34    | 1.6    | mA        | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C       |
| SIDF8     | IDD17        | Execute from Flash; CM4 Off, CM0+                     | _      | 0.54    | 0.75   | mA        | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C              |
| 51510     |              | Active 8 MHz. With IMO. While(1)                      |        | 0.73    | 1      |           | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C       |





| Spec ID#   | Parameter    | Description  | Min | Тур  | Max  | Units | Details / Conditions                            |
|------------|--------------|--|-----|------|------|-------|---|
| Execute wi | ith Cache Er | nabled   |     |      |      |       | •   |
| -          |              | Execute from Cache; CM4 Off, CM0+                  |     | 0.91 | 1.25 |       | V <sub>DDD</sub> = 3.3 V, Buck ON, Max at 60 °C |
| SIDC10     | IDD18        | Active 25 MHz. With IMO & FLL. Dhrystone.          | _   | 1.34 | 1.6  | mA    | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C |
| SIDC11     | IDD19        | Execute from Cache; CM4 Off, CM0+                  |     | 0.51 | 0.72 | mA    | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| OIDOTT     | 10013        | Active 8 MHz. With IMO. Dhrystone.                 |     | 0.73 | 0.95 |       | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| Cortex M4. | Sleep Mode   | 9  |     |      |      |       |   |
| SIDS7      | IDD21        | CM4 Sleep 50 MHz, CM0+ Sleep                       | _   | 0.76 | 1.1  | mA    | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| 01007      | 10021        | 25 MHz. With IMO & FLL                             |     | 1.1  | 1.4  | 110.  | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| SIDS8      | IDD22        | CM4 Sleep 8 MHz, CM0+ Sleep                        | _   | 0.42 | 0.65 | mA    | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| 51050      | IDDZZ        | 8 MHz. With IMO                                    |     | 0.59 | 0.8  |       | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| Cortex M0- | +. Sleep Moo | le   |     |      |      |       |   |
| SIDS9      | IDD23        | CM4 Off, CM0+ Sleep 25 MHz. With                   |     | 0.62 | 0.9  | mA    | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| 31039      | 10023        | IMO & FLL.   | _   | 0.88 | 1.1  |       | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| SIDS10     | IDD24        | CM4 Off, CM0+ Sleep 8 MHz. With                    |     | 0.41 | 0.6  | mA    | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| 510510     | 10024        | IMO.   | _   | 0.58 | 0.8  |       | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| Cortex M4. | Minimum R    | egulator Current Mode                              |     |      |      |       |   |
|            |              | Execute from Flash. CM4 Active                     |     | 0.52 | 0.75 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| SIDLPA5    | IDD25        | 8 MHz, CM0+ Sleep 8 MHz. With IMO. While(1).       | -   | 0.76 | 1    | mA    | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C |
|            |              | Execute from Cache. CM4 Active                     |     | 0.54 | 0.76 |       | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| SIDLPA6    | IDD26        | 8 MHz, CM0+ Sleep 8 MHz. With IMO. Dhrystone.      | -   | 0.78 | 1    | mA    | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M0- | +. Minimum   | Regulator Current Mode                             |     |      |      |       |   |
| SIDLPA7    | IDD27        | Execute from Flash. CM4 Off, CM0+                  |     | 0.51 | 0.75 | mA    | V <sub>DDD</sub> = 3.3 V, Buck ON, Max at 60 °C |
| SIDLFAI    | ובטטו        | Active 8 MHz. With IMO. While (1).                 | _   | 0.75 | 1    |       | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C |
| SIDLPA8    | IDD28        | Execute from Cache. CM4 Off, CM0+                  |     | 0.48 | 0.7  | mA    | $V_{DDD}$ = 3.3 V, Buck ON, Max at 60 °C        |
| SIDLFAO    | IDD20        | Active 8 MHz. With IMO. Dhrystone.                 | _   | 0.7  | 0.95 |       | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| Cortex M4. | Minimum R    | egulator Current Mode                              |     |      |      |       | •   |
| SIDLPS5    | IDD29        | CM4 Sleep 8 MHz, CM0 Sleep                         |     | 0.4  | 0.6  |       | V <sub>DDD</sub> = 3.3 V, Buck ON, Max at 60 °C |
| SIDLFSS    | 10029        | 8 MHz. With IMO.                                   | _   | 0.57 | 0.8  | mA    | $V_{DDD}$ = 1.8 V, Buck ON, Max at 60 °C        |
| Cortex M0- | +. Minimum   | Regulator Current Mode                             |     |      |      |       |   |
|            |              | CM4 Off, CM0+ Sleep 8 MHz. With                    |     | 0.39 | 0.6  |       | V <sub>DDD</sub> = 3.3 V, Buck ON, Max at 60 °C |
| SIDLPS7    | IDD31        | IMO.   | -   | 0.56 | 0.8  | mA    | V <sub>DDD</sub> = 1.8 V, Buck ON, Max at 60 °C |
| Deep Sleep | o Mode       |  |     |      |      |       | •   |
| SIDDS1     | IDD33A       | With internal Buck enabled and 64K SRAM retention  | _   | 7    | _    | μA    | Max value is at 85 °C                           |
| SIDDS1_B   | IDD33A_B     | With internal Buck enabled and 64K SRAM retention  | _   | 7    | -    | μA    | Max value is at 60 °C                           |
| SIDDS2     | IDD33B       | With internal Buck enabled and 128K SRAM retention | _   | 9    | _    | μA    | Max value is at 85 °C                           |
| SIDDS2_B   | IDD33B_B     | With internal Buck enabled and 128K SRAM retention | _   | 9    | _    | μA    | Max value is at 60 °C                           |



| Spec ID#  | Parameter              | Description   | Min | Тур  | Мах | Units | Details / Conditions    |  |  |  |  |
|-----------|------------------------|---|-----|------|-----|-------|-------------------------|--|--|--|--|
| Hibernate | Hibernate Mode         |   |     |      |     |       |                         |  |  |  |  |
| SIDHIB1   | IDD34                  | V <sub>DDD</sub> = 1.8 V                                    | -   | 300  | -   | nA    | No clocks running       |  |  |  |  |
| SIDHIB2   | IDD34A                 | V <sub>DDD</sub> = 3.3 V                                    | -   | 1400 | -   | nA    | No clocks running       |  |  |  |  |
| Power Mod | de Transition          | Times   |     |      |     |       |                         |  |  |  |  |
| SID12     | T <sub>LPACT_ACT</sub> | Minimum Regulator Current to LP transition time             | _   | -    | 35  | μs    | Including PLL lock time |  |  |  |  |
| SID13     | T <sub>DS_LPACT</sub>  | Deep Sleep to LP transition time.                           | -   | -    | 17  | μs    | Guaranteed by Design    |  |  |  |  |
| SID14     | T <sub>HIB_ACT</sub>   | Hibernate to Active transition time including Boot process. | -   | 900  | -   | μs    | Including PLL lock time |  |  |  |  |

#### XRES

### Table 14. XRES DC Specifications

| Spec ID# | Parameter               | Description   | Min                   | Тур  | Max                   | Units | Details / Conditions     |
|----------|-------------------------|---|-----------------------|------|-----------------------|-------|--------------------------|
| SID17    | T <sub>XRES_IDD</sub>   | I <sub>DD</sub> when XRES asserted                                      | -                     | 300  | -                     | nA    | V <sub>DDD</sub> = 1.8 V |
| SID17A   | T <sub>XRES_IDD_1</sub> | I <sub>DD</sub> when XRES asserted                                      | -                     | 1400 | -                     | nA    | V <sub>DDD</sub> = 3.3 V |
| SID77    | V <sub>IH</sub>         | Input voltage HIGH threshold  | 0.7 * V <sub>DD</sub> | -    | -                     | V     | CMOS input               |
| SID78    | V <sub>IL</sub>         | Input voltage LOW threshold   | -                     | -    | 0.3 * V <sub>DD</sub> | V     | CMOS input               |
| SID80    | C <sub>IN</sub>         | Input capacitance   | -                     | 3    | -                     | pF    | _                        |
| SID81    | V <sub>HYSXRES</sub>    | Input voltage hysteresis  | -                     | 100  | -                     | mV    | -                        |
| SID82    | I <sub>DIODE</sub>      | Current through protection diode to<br>V <sub>DD</sub> /V <sub>SS</sub> | -                     | _    | 100                   | μA    | _                        |

#### Table 15. XRES AC Specifications

| Spec ID# | Parameter             | Description  | Min | Тур | Max | Units | Details / Conditions   |
|----------|-----------------------|--|-----|-----|-----|-------|--|
| SID15    | T <sub>XRES_ACT</sub> | Time from XRES release to Active mode including Boot process | _   | 900 | Ι   |       | Not minimum regulator current<br>mode; Cortex-M0+ executing at<br>50 MHz |
| SID16    | T <sub>XRES_PW</sub>  | XRES pulse width   | 5   | -   | _   | μs    | _  |

### GPIO

## Table 16. GPIO DC Specifications

| Spec ID# | Parameter           | Description   | Min                   | Тур | Max                   | Units | Details / Conditions      |
|----------|---------------------|---|-----------------------|-----|-----------------------|-------|---------------------------|
| SID57    | V <sub>IH</sub>     | Input voltage HIGH threshold                              | 0.7 * V <sub>DD</sub> | _   | -                     | V     | CMOS Input                |
| SID57A   | I <sub>IHS</sub>    | Input current when Pad > V <sub>DDIO</sub> for OVT inputs | -                     | -   | 10                    | μA    | Per I <sup>2</sup> C Spec |
| SID58    | V <sub>IL</sub>     | Input voltage LOW threshold                               | -                     | _   | 0.3 * V <sub>DD</sub> | V     | CMOS Input                |
| SID241   | V <sub>IH</sub>     | LVTTL input, V <sub>DD</sub> < 2.7 V                      | 0.7 * V <sub>DD</sub> | _   | -                     | V     | -                         |
| SID242   | V <sub>IL</sub>     | LVTTL input, V <sub>DD</sub> < 2.7 V                      | -                     | _   | 0.3 * V <sub>DD</sub> | V     | _                         |
| SID243   | V <sub>IH</sub>     | LVTTL input, $V_{DD} \ge 2.7 V$                           | 2.0                   | _   | -                     | V     | _                         |
| SID244   | V <sub>IL</sub>     | LVTTL input, $V_{DD} \ge 2.7 V$                           | -                     | _   | 0.8                   | V     | _                         |
| SID59    | V <sub>OH</sub>     | Output voltage HIGH level                                 | $V_{DD} - 0.5$        | _   | -                     | V     | I <sub>OH</sub> = 8 mA    |
| SID62A   | V <sub>OL</sub>     | Output voltage LOW level                                  | -                     | _   | 0.4                   | V     | I <sub>OL</sub> = 8 mA    |
| SID63    | R <sub>PULLUP</sub> | Pull-up resistor  | 3.5                   | 5.6 | 8.5                   | kΩ    | _                         |



## Table 16. GPIO DC Specifications (continued)

| Spec ID# | Parameter             | Description   | Min                  | Тур | Max | Units      | Details / Conditions           |
|----------|-----------------------|---|----------------------|-----|-----|------------|--------------------------------|
| SID64    | R <sub>PULLDOWN</sub> | Pull-down resistor                                  | 3.5                  | 5.6 | 8.5 | kΩ         | -                              |
| SID65    | IIL                   | Input leakage current (absolute value)              | -                    | -   | 2   | nA         | 25 °C, V <sub>DD</sub> = 3.0 V |
| SID65A   | I <sub>IL_CTBM</sub>  | Input leakage on CTBm input pins                    | -                    | _   | 4   | nA         |                                |
| SID66    | C <sub>IN</sub>       | Input capacitance                                   | -                    | _   | 5   | pF         | -                              |
| SID67    | V <sub>HYSTTL</sub>   | Input hysteresis LVTTL $V_{DD}$ > 2.7 V             | 100                  | 0   | -   | mV         | -                              |
| SID68    | V <sub>HYSCMOS</sub>  | Input hysteresis CMOS                               | 0.05*V <sub>DD</sub> | _   | -   | mV         | -                              |
| SID69    | I <sub>DIODE</sub>    | Current through protection diode to $V_{DD}/V_{SS}$ | -                    | -   | 100 | μ <b>A</b> | -                              |
| SID69A   | I <sub>TOT_GPIO</sub> | Maximum total source or sink chip current           | -                    | _   | 200 | mA         | -                              |

#### Table 17. GPIO AC Specifications

| Spec ID# | Parameter             | Description  | Min                             | Тур | Max  | Units | Details / Conditions   |
|----------|-----------------------|--|---------------------------------|-----|------|-------|--|
| SID70    | T <sub>RISEF</sub>    | Rise time in Fast Strong Mode. 10% to 90% of V <sub>DD</sub> .             | -                               | -   | 2.5  | ns    | Cload = 15 pF, 8-mA drive<br>strength                                    |
| SID71    | T <sub>FALLF</sub>    | Fall time in Fast Strong Mode. 10% to 90% of V <sub>DD</sub> .             | -                               | _   | 2.5  | ns    | Cload = 15 pF, 8-mA drive<br>strength                                    |
| SID72    | T <sub>RISES_1</sub>  | Rise time in Slow Strong Mode. 10% to 90% of $V_{DD}$ .                    | 52                              | -   | 142  | ns    | Cload = 15 pF, 8-mA drive strength, $V_{DD} \le 2.7 \text{ V}$           |
| SID72A   | T <sub>RISES_2</sub>  | Rise time in Slow Strong Mode. 10% to 90% of $V_{DD}$ .                    | 48                              | -   | 102  | ns    | Cload = 15 pF, 8-mA drive strength, 2.7 V < V <sub>DD</sub> $\leq$ 3.6 V |
| SID73    | T <sub>FALLS_1</sub>  | Fall time in Slow Strong Mode. 10% to 90% of V <sub>DD</sub> .             | 44                              | _   | 211  | ns    | Cload = 15 pF, 8-mA drive strength, $V_{DD} \le 2.7 V$                   |
| SID73A   | T <sub>FALLS_2</sub>  | Fall time in Slow Strong Mode. 10% to 90% of V <sub>DD</sub> .             | 42                              | -   | 93   | ns    | Cload = 15 pF, 8-mA drive strength, 2.7 V < V <sub>DD</sub> $\leq$ 3.6 V |
| SID73G   | T <sub>FALL_I2C</sub> | Fall time (30% to 70% of V <sub>DD</sub> ) in<br>Slow Strong mode.         | 20 * V <sub>DDIO</sub><br>/ 5.5 | _   | 250  | ns    | Cload = 10 pF to 400 pF, 8-mA<br>drive strength                          |
| SID74    | F <sub>GPIOUT1</sub>  | GPIO Fout. Fast Strong mode.   | -                               | _   | 100  | MHz   | 90/10%, 15-pF load, 60/40 duty<br>cycle                                  |
| SID75    | F <sub>GPIOUT2</sub>  | GPIO Fout; Slow Strong mode.   | -                               | -   | 16.7 | MHz   | 90/10%, 15-pF load, 60/40 duty<br>cycle                                  |
| SID76    | F <sub>GPIOUT3</sub>  | GPIO Fout; Fast Strong mode.   | -                               | _   | 7    | MHz   | 90/10%, 25-pF load, 60/40 duty<br>cycle                                  |
| SID245   | F <sub>GPIOUT4</sub>  | GPIO Fout; Slow Strong mode.   | -                               | _   | 3.5  | MHz   | 90/10%, 25-pF load, 60/40 duty<br>cycle                                  |
| SID246   | F <sub>GPIOIN</sub>   | GPIO input operating frequency; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V | -                               | _   | 100  | MHz   | 90/10% V <sub>IO</sub>   |



## **Analog Peripherals**

#### Opamp


## Table 18. Opamp Specifications

| Spec ID# | Parameter                | Description  | Min | Тур    | Max                   | Units       | Details/Conditions  |
|----------|--------------------------|--|-----|--------|-----------------------|-------------|---|
|          | I <sub>DD</sub>          | Opamp block current. No load.                      | _   | _      | -                     | _           | Overvoltage and temp<br>(–40/105 °C) unless<br>stated otherwise |
| SID269   | I <sub>DD_HI</sub>       | power = hi   | _   | 1300   | 1500                  | uA          |   |
| SID270   | I <sub>DD_MED</sub>      | power = med  | -   | 450    | 600                   | uA          |   |
| SID271   | I <sub>DD_LOW</sub>      | power = lo   | -   | 250    | 350                   | uA          |   |
|          | GBW                      | Load = 20 pF, 0.1mA. V <sub>DDA</sub> = 2.7 V      | -   | -      | -                     |             |   |
| SID272   | GBW_HI                   | power = hi   | 6   | -      | _                     | MHz         |   |
| SID273   | GBW_MED                  | power = med  | 2   | -      | -                     | MHz         |   |
| SID274   | GBW_LO                   | power = lo   | _   | 1      | -                     | MHz         |   |
| -        | I <sub>OUT_MAX</sub>     | V <sub>DDA</sub> ≥ 2.7 V, 500 mV from rail         | _   | -      | -                     |             |   |
| SID275   | I <sub>OUT MAX HI</sub>  | power = hi   | 10  | -      | -                     | mA          |   |
| SID276   | I <sub>OUT MAX MID</sub> | power = med  | 10  | -      | -                     | mA          |   |
| SID277   | I <sub>OUT_MAX_LO</sub>  | power = lo   | _   | 5      | -                     | mA          |   |
| _        | I <sub>OUT</sub>         | V <sub>DDA</sub> = 1.7 V, 500 mV from rail         |     |        |                       |             |   |
| SID278   | I <sub>OUT_MAX_HI</sub>  | power = hi   | 4   | -      | -                     | mA          |   |
| SID279   | I <sub>OUT_MAX_MID</sub> | power = med  | 4   | -      | -                     | mA          |   |
| SID280   | I <sub>OUT_MAX_LO</sub>  | power = lo   | -   | 2      | -                     | mA          |   |
| SID281   | V <sub>IN</sub>          | Input voltage range                                | 0   | -      | V <sub>DDA</sub> -0.2 | V           | Charge pump ON  |
| SID282   | V <sub>CM</sub>          | Input common mode voltage                          | 0   | _      | V <sub>DDA</sub> -0.2 | V           | Charge pump OFF,<br>V <sub>DDA</sub> ≥ 2.7 V                    |
|          | V <sub>OUT</sub>         | V <sub>DDA</sub> ≥ 2.7 V                           |     |        |                       |             |   |
| SID283   | V <sub>OUT_1</sub>       | power = hi, lload = 10 mA                          | 0.5 | -      | V <sub>DDA</sub> -0.5 | V           |   |
| SID284   | V <sub>OUT_2</sub>       | power = hi, lload = 1 mA                           | 0.2 | -      | V <sub>DDA</sub> -0.2 | V           |   |
| SID285   | V <sub>OUT_3</sub>       | power = med, lload = 1 mA                          | 0.2 | -      | V <sub>DDA</sub> -0.2 | V           |   |
| SID286   | V <sub>OUT_4</sub>       | power = lo, lload = 0.1 mA                         | 0.2 | -      | V <sub>DDA</sub> -0.2 | V           |   |
| SID288   | V <sub>OS</sub>          | Offset voltage. Closed loop configu-<br>ration.    | -1  | +/-0.5 | 1                     | mV          | High mode, 0.2 to<br>V <sub>DDA</sub> – 0.2                     |
| SID288A  | V <sub>OS</sub>          | Offset voltage                                     | -   | +/-1   | -                     | mV          | Medium mode   |
| SID288B  | V <sub>OS</sub>          | Offset voltage                                     | -   | +/-2   | -                     | mV          | Low mode  |
| SID290   | V <sub>OS_DR</sub>       | Offset voltage drift                               | -10 | +/-3   | 10                    | µV/°C       | High mode, 0.2 to<br>V <sub>DDA</sub> -0.2                      |
| SID290A  | V <sub>OS_DR</sub>       | Offset voltage drift                               | -   | +/10   | _                     | µV/°C       | Medium mode   |
| SID290B  | V <sub>OS_DR</sub>       | Offset voltage drift                               | -   | +/-10  | -                     | μV/C        | Low mode  |
| SID291   | CMRR                     | DC Common mode rejection ratio                     | 67  | 80     | _                     | dB          | $V_{DDD}$ = 3.3 V. Vin = 0.2 to<br>$V_{DDA}$ – 0.2.             |
| SID292   | PSRR                     | Power supply rejection ratio at 1 kHz, 10mV ripple | 70  | 85     | _                     | dB          | V <sub>DDD</sub> = 3.3 V. Vin =<br>V <sub>DDA/2</sub> .         |
| Noise    | <u>+</u>                 | μ  |     |        | ł                     | ļ           |   |
| SID293   | VN1                      | Input-referred, 1 Hz - 1 GHz, power = hi           | _   | 100    | -                     | μVrms       | Guaranteed by design  |
| SID294   | VN2                      | Input-referred, 1 kHz, power = hi                  | _   | 180    | _                     | nV/<br>rtHz | Guaranteed by design  |



#### Table 18. Opamp Specifications (continued)

| Spec ID#     | Parameter            | Description   | Min | Тур  | Max  | Units       | Details/Conditions  |
|--------------|----------------------|---|-----|------|------|-------------|---|
| SID295       | VN3                  | Input-referred, 10 kHz, power = hi                        | Ι   | 70   | -    | nV/<br>rtHz | Guaranteed by design  |
| SID296       | VN4                  | Input-referred, 100 kHz, power = hi                       | -   | 38   | -    | nV/<br>rtHz | Guaranteed by design  |
| SID297       | CLOAD                | Stable up to max load. Performance specs at 50 pF.        | -   | -    | 125  | pF          | High and m  |
| SID298       | SLEW_RATE            | Output slew rate  | 4   | _    | _    | V/µs        | Cload = 50pF,<br>Power = High, V <sub>DDA</sub> ≥ 2.7<br>V<br>Refer to Figure 18 and<br>Figure 19 |
| SID299       | T_OP_WAKE            | From disable to enable, no external RC dominating         | _   | _    | 10   | μs          | For V <sub>DDA</sub> ≥ 2.7 V  |
|              | COMP_MODE            | Comparator mode; 50mV overdrive.                          |     |      |      |             |   |
| SID300       | TPD1                 | Response time; power = hi                                 |     | 150  | 1    | ns          |   |
| SID301       | TPD2                 | Response time; power = med                                |     | 400  | 1    | ns          |   |
| SID302       | TPD3                 | Response time; power = lo                                 |     | 2000 | 1    | ns          |   |
| SID303       | V <sub>HYST_OP</sub> | Hysteresis  |     | 10   | -    | mV          |   |
| Deep Sleep N | lode                 | Mode 2 is lowest current range. Mode 1<br>has higher GBW. |     |      |      |             | Deep Sleep mode<br>operation: $V_{DDA} \ge 2.7$ V.<br>$V_{IN}$ is 0.2 to $V_{DDA}$ - 1.5 V        |
| SID_DS_1     | IDD_HI_M1            | Mode 1, High current                                      | -   | 1300 | 1500 | μA          | Typ at 25 °C  |
| SID_DS_2     | IDD_MED_M1           | Mode 1, Medium current                                    | -   | 460  | 600  | μA          | Typ at 25 °C  |
| SID_DS_3     | IDD_LOW_M1           | Mode 1, Low current                                       | -   | 230  | 350  | μA          | Typ at 25 °C  |
| SID_DS_4     | IDD_HI_M2            | Mode 2, High current                                      | -   | 100  | _    | μA          | 25 °C   |
| SID_DS_5     | IDD_MED_M2           | Mode 2, Medium current                                    | -   | 40   | -    | μA          | 25 °C   |
| SID_DS_6     | IDD_LOW_M2           | Mode 2, Low current                                       | -   | 15   | -    | μA          | 25 °C   |
| SID_DS_7     | GBW_HI_M1            | Mode 1, High current                                      | -   | 4    | -    | MHz         | 25 °C   |
| SID_DS_8     | GBW_MED_M1           | Mode 1, Medium current                                    | -   | 2    | -    | MHz         | 25 °C   |
| SID_DS_9     | GBW_LOW_M1           | Mode 1, Low current                                       | _   | 0.5  | -    | MHz         | 25 °C   |
| SID_DS_10    | GBW_HI_M2            | Mode 2, High current                                      | -   | 0.5  | -    | MHz         | 20-pF load, no DC load<br>0.2V to V <sub>DDA</sub> -1.5 V   |
| SID_DS_11    | GBW_MED_M2           | Mode 2, Medium current                                    | _   | 0.2  | _    | MHz         | 20-pF load, no DC load<br>0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_12    | GBW_LOW_M2           | Mode 2, Low current                                       | _   | 0.1  | _    | MHz         | 20-pF load, no DC load<br>0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_13    | VOS_HI_M1            | Mode 1, High current                                      | -   | 5    | -    | mV          | 0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_14    | VOS_MED_M1           | Mode 1, Medium current                                    | -   | 5    | -    | mV          | 0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_15    | VOS_LOW_M1           | Mode 1, Low current                                       | -   | 5    | -    | mV          | 0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_16    | VOS_HI_M2            | Mode 2, High current                                      | -   | 5    | -    | mV          | 0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_17    | VOS_MED_M2           | Mode 2, Medium current                                    | _   | 5    | -    | mV          | 0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_18    | VOS_LOW_M2           | Mode 2, Low current                                       | -   | 5    | -    | mV          | 0.2 V to V <sub>DDA</sub> -1.5 V  |
| SID_DS_19    | IOUT_HI_M1           | Mode 1, High current                                      | -   | 10   | -    | mA          | Output is 0.5 V to<br>V <sub>DDA</sub> -0.5 V   |
| SID_DS_20    | IOUT_MED_M1          | Mode 1, Medium current                                    | -   | 10   | -    | mA          | Output is 0.5 V to<br>V <sub>DDA</sub> -0.5 V   |







#### Table 18. Opamp Specifications (continued)

| Spec ID#  | Parameter   | Description            | Min | Тур | Max | Units | Details/Conditions                            |
|-----------|-------------|------------------------|-----|-----|-----|-------|---|
| SID_DS_21 | IOUT_LOW_M1 | Mode 1, Low current    | _   | 4   | _   | mA    | Output is 0.5 V to<br>V <sub>DDA</sub> -0.5 V |
| SID_DS_22 | IOUT_HI_M2  | Mode 2, High current   | -   | 1   | -   | mA    | Output is 0.5 V to<br>V <sub>DDA</sub> -0.5 V |
| SID_DS_23 | IOU_MED_M2  | Mode 2, Medium current | -   | 1   | -   | mA    | Output is 0.5 V to<br>V <sub>DDA</sub> -0.5 V |
| SID_DS_24 | IOU_LOW_M2  | Mode 2, Low current    | -   | 0.5 | -   | mA    | Output is 0.5 V to<br>V <sub>DDA</sub> -0.5 V |

#### Figure 18. Opamp Step Response, Rising



#### Figure 19. Opamp Step Response, Falling



#### Low-Power (LP) Comparator

## Table 19. LP Comparator DC Specifications

| Spec ID# | Parameter            | Description  | Min | Тур | Мах                      | Units | Details/Conditions |
|----------|----------------------|--|-----|-----|--------------------------|-------|--------------------|
| SID84    | V <sub>OFFSET1</sub> | Input offset voltage for COMP.<br>Normal power mode. | -10 | 1   | 10                       | mV    | -                  |
| SID85A   | V <sub>OFFSET2</sub> | Input offset voltage. Low-power mode.                | -25 | ±12 | 25                       | mV    | -                  |
| SID85B   | V <sub>OFFSET3</sub> | Input offset voltage. Ultra<br>low-power mode.       | -25 | ±12 | 25                       | mV    | -                  |
| SID86    | V <sub>HYST1</sub>   | Hysteresis when enabled in<br>Normal mode            | _   | _   | 60                       | mV    | -                  |
| SID86A   | V <sub>HYST2</sub>   | Hysteresis when enabled in<br>Low-power mode         | _   | _   | 80                       | mV    | -                  |
| SID87    | V <sub>ICM1</sub>    | Input common mode voltage in<br>Normal mode          | 0   | _   | V <sub>DDIO1</sub> – 0.1 | V     | -                  |
| SID247   | V <sub>ICM2</sub>    | Input common mode voltage in Low power mode          | 0   | _   | V <sub>DDIO1</sub> – 0.1 | V     | -                  |
| SID247A  | V <sub>ICM3</sub>    | Input common mode voltage in<br>Ultra low power mode | 0   | _   | V <sub>DDIO1</sub> – 0.1 | V     | -                  |
| SID88    | CMRR                 | Common mode rejection ratio in<br>Normal power mode  | 50  | _   | -                        | dB    | -                  |
| SID89    | I <sub>CMP1</sub>    | Block current, Normal mode                           | -   | _   | 150                      | μA    | -                  |
| SID248   | I <sub>CMP2</sub>    | Block current, Low-power mode                        | -   | -   | 10                       | μA    | _                  |



#### Table 19. LP Comparator DC Specifications (continued)

| Spec ID# | Parameter         | Description                           | Min | Тур | Max  | Units | Details/Conditions |
|----------|-------------------|---------------------------------------|-----|-----|------|-------|--------------------|
| SID259   | I <sub>CMP3</sub> | Block current in Ultra low-power mode | _   | 0.3 | 0.85 | μA    | _                  |
| SID90    | ZCMP              | DC input impedance of comparator      | 35  | -   | _    | MΩ    | _                  |

#### Table 20. LP Comparator AC Specifications

| Spec ID# | Parameter          | Description  | Min | Тур | Мах  | Units | Details/Conditions         |
|----------|--------------------|--|-----|-----|------|-------|----------------------------|
| SID91    | T <sub>RESP1</sub> | Response time, Normal mode, 100<br>mV overdrive          | _   | _   | 100  | ns    | -                          |
| SID258   | T <sub>RESP2</sub> | Response time, Low power mode,<br>100 mV overdrive       | _   | _   | 1000 | ns    | -                          |
| SID92    | T <sub>RESP3</sub> | Response time, Ultra-low power<br>mode, 100 mV overdrive | _   | _   | 20   | μs    | -                          |
| SID92E   | T_CMP_EN1          | Time from Enabling to operation                          | -   | -   | 10   | μs    | Normal and low-power modes |
| SID92F   | T_CMP_EN2          | Time from Enabling to operation                          | ļ   | -   | 50   | μs    | Ultra-low-power mode       |

#### Temperature Sensor

#### Table 21. Temperature Sensor Specifications

| Spec ID | Parameter            | Description                 | Min | Тур | Max | Units | Details/Conditions |
|---------|----------------------|-----------------------------|-----|-----|-----|-------|--------------------|
| SID93   | T <sub>SENSACC</sub> | Temperature sensor accuracy | -5  | ±1  | 5   | °C    | –40 to +105 °C     |

#### Internal Reference

## Table 22. Internal Reference Specification

| Spec ID | Parameter          | Description | Min   | Тур | Max   | Units | Details/Conditions |
|---------|--------------------|-------------|-------|-----|-------|-------|--------------------|
| SID93R  | V <sub>REFBG</sub> | -           | 1.188 | 1.2 | 1.212 | V     | -                  |

## SAR ADC

## Table 23. SAR ADC DC Specifications

| Spec ID# | Parameter | Description                        | Min             | Тур | Max       | Units | Details / Conditions               |
|----------|-----------|------------------------------------|-----------------|-----|-----------|-------|------------------------------------|
| SID94    | A_RES     | SAR ADC resolution                 | -               | -   | 12        | bits  |                                    |
| SID95    | A_CHNLS_S | Number of channels - single-ended  | -               | -   | 16        |       | 8 full speed.                      |
| SID96    | A-CHNKS_D | Number of channels - differential  | -               | -   | 8         |       | Diff inputs use neighboring I/O    |
| SID97    | A-MONO    | Monotonicity                       | -               | -   | -         |       | Yes                                |
| SID98    | A_GAINERR | Gain error                         | -               | -   | ±0.2      | %     | With external reference.           |
| SID99    | A_OFFSET  | Input offset voltage               | -               | -   | 2         | mV    | Measured with 1-V reference        |
| SID100   | A_ISAR_1  | Current consumption at 1 Msps      | -               | Ι   | 1.05      | mA    | At 1 Msps. External reference mode |
| SID100A  | A_ISAR_2  | Current consumption at 1 Msps      | -               | -   | 1.3       | mA    | At 1 Msps. Internal reference mode |
| SID1002  | A_ISAR_3  | Current consumption at 2 Msps      | -               | -   | 1.65      | mA    | At 2 Msps. External reference mode |
| SID1003  | A_ISAR_4  | Current consumption at 2 Msps      | -               | -   | 2.15      | mA    | At 2 Msps. Internal reference mode |
| SID101   | A_VINS    | Input voltage range - single-ended | $V_{SS}$        | -   | $V_{DDA}$ | V     |                                    |
| SID102   | A_VIND    | Input voltage range - differential | V <sub>SS</sub> | -   | $V_{DDA}$ | V     |                                    |
| SID103   | A_INRES   | Input resistance                   | -               | 1   | —         | kΩ    |                                    |
| SID104   | A_INCAP   | Input capacitance                  | -               | 5   | _         | pF    |                                    |




## Table 23. SAR ADC DC Specifications (continued)

| SAR in De | eep Sleep Moo | le V <sub>DDA</sub> = 2.7 V. 2-MHz LPOSC and du  | ty-cycl | ed. |   |     |  |
|-----------|---------------|--|---------|-----|---|-----|--|
| SIDP121   | IDD_CHIP_1    | Chip current consumption for 12 bits,<br>100 ksps Deep Sleep Mode  | _       | 320 | _ | μA  |  |
| SIDP122   | IDD_CHIP_2    | Chip current consumption for 12 bits,<br>500 sps, duty cycle in Deep Sleep Mode  | _       | 16  | _ | μA  |  |
| SIDP123   | IDD_CHIP_3    | Chip Current Consumption for 10Bits<br>(10% power mode), 16 ksps Deep Sleep<br>Mode  | _       | 150 | - | μA  |  |
| SIDP124   | INL_10bits    | Integral non-linearity for 10 bits (10%<br>power mode) mode (V <sub>DDA</sub> ≥ 2.7 V)   | -2      | -   | 2 | LSB |  |
| SIDP125   | DNL_10bits    | Differential non-linearity for 10Bits (10% power mode) mode ( $V_{DDA} \ge 2.7 V$ )  | -1      | -   | 1 | LSB |  |
| SIDP126   | Vos_10bits    | Offset for 10 bits (10% power mode)<br>mode ( $V_{DDA} \ge 2.7 V$ )  | -2      | -   | 2 | LSB |  |
| SIDP127   | GE_10bits     | Gain Error for 10 bits (10% power mode)<br>mode ( $V_{DDA} \ge 2.7 \text{ V}$ , $V_{REF} = 1.2 \text{ V}$<br>bypassed with external cap) | -1      | _   | 1 | LSB |  |

## Table 24. SAR ADC AC Specifications

| Spec ID# | Parameter | Description  | Min  | Тур | Max       | Units | Details / Conditions  |
|----------|-----------|--|------|-----|-----------|-------|---|
| SID106   | A_PSRR    | Power supply rejection ratio                                 | 70   | -   | -         | dB    |   |
| SID107   | A_CMRR    | Common mode rejection ratio                                  | 66   | -   | -         | dB    | Measured at 1 V   |
| SID107A  | EXT_REF_1 | External reference range                                     | 1    | -   | $V_{DDA}$ | V     | 1 Msps sample rate and below  |
| SDI107B  | Ext_REF_2 | External reference range                                     | 2    | -   | $V_{DDA}$ | V     | >1 and up to 2 Msps sample rates  |
| SID1081  | A_SAMP_1  | Sample rate with external reference<br>With bypass cap       | -    | -   | 2         | Msps  | V <sub>DDA</sub> 2.7–3.6 V  |
| SID1082  | A_SAMP_1  | Sample rate with external reference<br>With bypass cap       | -    | -   | 1         | Msps  | V <sub>DDA</sub> 1.7–3.6 V  |
| SID108A1 | A_SAMP_2  | Sample rate with V <sub>DD</sub> Reference;<br>No bypass cap | -    | -   | 2         | Msps  | V <sub>DDA</sub> 2.7–3.6 V  |
| SID108A2 | A_SAMP_2  | Sample rate with V <sub>DD</sub> Reference;<br>No bypass cap | -    | -   | 1         | Msps  | V <sub>DDA</sub> 1.7–3.6 V  |
| SID108B  | A_SAMP_3  | Sample rate with Internal reference;<br>With bypass cap      | _    | -   | 1         | Msps  |   |
| SID108C  | A_SAMP_4  | Sample rate with internal reference.<br>No bypass cap        | _    | -   | 200       | ksps  |   |
| SID109   | A_SINAD   | Signal-to-noise and distortion ratio (SINAD).                | 64   | _   | _         | dB    | Fin = 10 kHz  |
| SID111A  | A_INL     | Integral non-linearity.<br>Up to 1 Msps                      | -2   | _   | 2         | LSB   | All reference mode  |
| SID111B  | A_INL     | Integral non-linearity.<br>2 Msps.                           | -2.5 | _   | 2.5       | LSB   | External reference or V <sub>DDA</sub><br>Reference Mode, V <sub>REF</sub> ≥ 2 V.<br>V <sub>DDA</sub> = 2.7–3.6 V |
| SID112A  | A_DNL     | Differential non-linearity.<br>Up to 1 Msps                  | - 1  | _   | 1.5       | LSB   | All Reference Mode  |





## Table 24. SAR ADC AC Specifications (continued)

| Spec ID#          | Parameter                  | Description  | Min    | Тур    | Max    | Units    | Details / Conditions  |
|-------------------|----------------------------|--|--------|--------|--------|----------|---|
| SID112B           | A_DNL                      | Differential non-linearity.<br>2 Msps.   | -1     | _      | 1.6    | LSB      | External Reference or $V_{DDA}$<br>Reference Mode, $V_{REF} \ge 2 V$ .<br>$V_{DDA} = 2.7-3.6 V$ |
| SID113            | A_THD                      | Total harmonic distortion. 1 Msps.   | -      | -      | -65    | dB       | Fin = 10 kHz. V <sub>DDA</sub> = 2.7–3.6 V.   |
|                   |                            | neous sampling. Fclk = 18 MHz, Data F<br>spec assume the same clock source is                |        |        |        |          | ; Internal Ref. with Bypass Cap.  |
| SIDP131           | INL                        | Integral Non Linearity (V <sub>DDA</sub> ≥ 2.7 V)  | -2     | -      | 2      | LSB      |   |
| SIDP132           | DNL                        | Differential Non Linearity ( $V_{DDA} \ge 2.7V$ )  | -1     | -      | 1      | LSB      |   |
| SIDP133           | Vos                        | Offset (V <sub>DDA</sub> ≥ 2.7V)   | -2     | -      | 2      | LSB      |   |
| SIDP134           | GE                         | Gain Error (V <sub>DDA</sub> ≥ 2.7V, VREF = 1.2V<br>bypassed with external Cap)              | -1     | -      | 1      | LSB      |   |
|                   |                            | mp buffered with simultaneous sampli   |        |        |        |          |   |
| $V_{DDA} \ge 2.7$ | V; V <sub>REF</sub> ≥ 2 V. | Simultaneous sampling spec assume  | the sa | me clo | ck sou | rce is ι | ised for both SAR ADCs.   |
| SIDP141           | INL                        | Integral Non Linearity (V <sub>DDA</sub> ≥ 2.7 V)  | -3     | -      | 3      | LSB      |   |
| SIDP142           | DNL                        | Differential Non Linearity ( $V_{DDA} \ge 2.7 V$ )   | -1     | -      | 2      | LSB      |   |
| SIDP143           | Vos                        | Offset (V <sub>DDA</sub> ≥ 2.7 V)  | -3     | -      | 3      | LSB      |   |
| SIDP144           | GE                         | Gain Error (V <sub>DDA</sub> ≥ 2.7V, V <sub>REF</sub> = 1.2 V<br>bypassed with external Cap) | -1     | _      | 1      | LSB      |   |



## DAC

## Table 25. 12-bit DAC DC Specifications

| Spec ID# | Parameter   | Description                      | Min | Тур | Max | Units | Details / Conditions  |
|----------|-------------|----------------------------------|-----|-----|-----|-------|-----------------------|
| SID108D  | DAC_RES     | DAC resolution                   | -   | -   | 12  | bits  |                       |
| SID111D  | DAC_INL     | Integral Non-Linearity           | -4  | -   | 4   | LSB   |                       |
| SID112D  | DAC_DNL     | Differential Non Linearity       | -2  | -   | 2   | LSB   | Monotonic to 11 bits. |
| SID99D   | DAC_OFFSET  | Output Voltage zero offset error | -10 | -   | 10  | mV    | For 000 (hex)         |
| SID103D  | DAC_OUT_RES | DAC Output Resistance            | -   | 15  | -   | kΩ    |                       |
| SID100D  | DAC_IDD     | DAC Current                      | -   | -   | 125 | μA    |                       |
| SID101D  | DAC_QIDD    | DAC Current when DAC stopped     | _   | -   | 1   | μA    |                       |

## Table 26. 12-bit DAC AC Specifications

| Spec ID# | Parameter  | Description                                   | Min | Тур | Max | Units | Details / Conditions                       |
|----------|------------|---|-----|-----|-----|-------|--|
| SID109D  | DAC_CONV   | DAC Settling time                             | -   | -   | 2   | μs    | Driving through CTBM buffer;<br>25 pF load |
| SID110D  | DAC_Wakeup | Time from Enabling to ready for<br>conversion | Ι   | Ι   | 10  | μs    |  |

## CSD

## Table 27. CSD V2 Specifications

| Spec ID#       | Parameter                  | Description  | Min      | Тур      | Max                   | Units | Details / Conditions  |
|----------------|----------------------------|--|----------|----------|-----------------------|-------|---|
| CSD V2 Specif  | ications                   | •  |          |          |                       |       |   |
| SYS.PER#3      | V <sub>DD_RIPPLE</sub>     | Max allowed ripple on power supply,<br>DC to 10 MHz            | _        | _        | ±50                   | mV    | $V_{DDA} > 2 V$ (with ripple),<br>25 °C T <sub>A</sub> ,<br>Sensitivity = 0.1 pF  |
| SYS.PER#16     | V <sub>DD_RIPPLE_1.8</sub> | Max allowed ripple on power supply,<br>DC to 10 MHz            | _        | _        | ±25                   | mV    | $\label{eq:VDDA} \begin{array}{l} V_{\mathrm{DDA}} > 1.75 \ V \ (\text{with ripple}), \\ 25 \ ^{\circ C \ T_{A}}, \\ \text{Parasitic Capacitance} \ (C_{\mathrm{P}}) \\ < 20 \ pF, \ \text{Sensitivity} \mathrel{\geq} 0.4 \ \mathrm{pF} \end{array}$ |
| SID.CSD.BLK    | I <sub>CSD</sub>           | Maximum block current  | -        | -        | 4500                  | μA    | -   |
| SID.CSD#15     | V <sub>REF</sub>           | Voltage reference for CSD and<br>Comparator                    | 0.6      | 1.2      | V <sub>DDA</sub> -0.6 | V     | $V_{DDA} - V_{REF} \ge 0.6 V$   |
| SID.CSD#15A    | V <sub>REF_EXT</sub>       | External Voltage reference for CSD and Comparator              | 0.6      |          | V <sub>DDA</sub> -0.6 | V     | V <sub>DDA</sub> – V <sub>REF</sub> ≥ 0.6 V   |
| SID.CSD#16     | I <sub>DAC1IDD</sub>       | IDAC1 (7-bits) block current                                   | I        | _        | 1900                  | μA    | -   |
| SID.CSD#17     | I <sub>DAC2IDD</sub>       | IDAC2 (7-bits) block current                                   | -        | -        | 1900                  | μA    | -   |
| SID308         | V <sub>CSD</sub>           | Voltage range of operation                                     | 1.7      | -        | 3.6                   | V     | 1.71 to 3.6 V   |
| SID308A        | V <sub>COMPIDAC</sub>      | Voltage compliance range of IDAC                               | 0.6      | -        | V <sub>DDA</sub> -0.6 | V     | V <sub>DDA</sub> – V <sub>REF</sub> ≥ 0.6 V   |
| SID309         | I <sub>DAC1DNL</sub>       | DNL  | -1       | -        | 1                     | LSB   | -   |
| SID310         | IDAC1INL                   | INL  | -3       | -        | 3                     | LSB   | If $V_{DDA}$ < 2 V then for LSB of 2.4 $\mu$ A or less  |
| SID311         | I <sub>DAC2DNL</sub>       | DNL  | -1       | -        | 1                     | LSB   | -   |
| SID312         | IDAC2INL                   | INL  | -3       | -        | 3                     | LSB   | If $V_{DDA}$ < 2 V then for LSB of 2.4 $\mu$ A or less  |
| SNRC of the fo | ollowing is Ratio          | of counts of finger to noise. Guara                            | anteed k | oy chara | cterization.          |       |   |
| SID313_1A      | SNRC_1                     | SRSS Reference. IMO + FLL Clock<br>Source. 0.1-pF sensitivity. | 5        | -        | _                     | Ratio | 9.5-pF max. capacitance   |



#### Table 27. CSD V2 Specifications (continued)

| Spec ID#  | Parameter              | Description   | Min  | Тур | Max  | Units | Details / Conditions                  |
|-----------|------------------------|---|------|-----|------|-------|---------------------------------------|
| SID313_1B | SNRC_2                 | SRSS Reference. IMO + FLL Clock<br>Source. 0.3-pF sensitivity.                  | 5    | _   | -    | Ratio | 31-pF max. capacitance                |
| SID313_1C | SNRC_3                 | SRSS Reference. IMO + FLL Clock<br>Source. 0.6-pF sensitivity.                  | 5    | _   | Ι    | Ratio | 61-pF max. capacitance                |
| SID313_2A | SNRC_4                 | PASS Reference. IMO + FLL Clock<br>Source. 0.1-pF sensitivity.                  | 5    | _   | _    | Ratio | 12-pF max. capacitance                |
| SID313_2B | SNRC_5                 | PASS Reference. IMO + FLL Clock<br>Source. 0.3-pF sensitivity.                  | 5    | _   | Ι    | Ratio | 47-pF max. capacitance                |
| SID313_2C | SNRC_6                 | PASS Reference. IMO + FLL Clock<br>Source. 0.6-pF sensitivity.                  | 5    | _   | Ι    | Ratio | 86-pF max. capacitance                |
| SID313_3A | SNRC_7                 | PASS Reference. IMO + PLL Clock<br>Source. 0.1-pF sensitivity.                  | 5    | -   | -    | Ratio | 25-pF max. capacitance                |
| SID313_3B | SNRC_8                 | PASS Reference. IMO + PLL Clock<br>Source. 0.3-pF sensitivity.                  | 5    | -   | -    | Ratio | 86-pF max. capacitance                |
| SID313_3C | SNRC_9                 | PASS Reference. IMO + PLL Clock<br>Source. 0.6-pF sensitivity.                  | 5    | -   | -    | Ratio | 168-pF Max. capacitance               |
| SID314    | IDAC <sub>1CRT1</sub>  | Output current of IDAC1 (7 bits) in low range                                   | 4.2  | -   | 5.7  | μA    | LSB = 37.5-nA typ.                    |
| SID314A   | IDAC <sub>1CRT2</sub>  | Output current of IDAC1 (7 bits) in medium range                                | 33.7 | -   | 45.6 | μA    | LSB = 300-nA typ.                     |
| SID314B   | IDAC <sub>1CRT3</sub>  | Output current of IDAC1 (7 bits) in high range                                  | 270  | -   | 365  | μΑ    | LSB = 2.4-µA typ.                     |
| SID314C   | IDAC <sub>1CRT12</sub> | Output current of IDAC1 (7 bits) in low range, 2X mode                          | 8    | -   | 11.4 | μΑ    | LSB = 37.5-nA typ. 2X<br>output stage |
| SID314D   | IDAC <sub>1CRT22</sub> | Output current of IDAC1 (7 bits) in medium range, 2X mode                       | 67   | -   | 91   | μΑ    | LSB = 300-nA typ. 2X<br>output stage  |
| SID314E   | IDAC <sub>1CRT32</sub> | Output current of IDAC1 (7 bits) in high range, 2X mode. V <sub>DDA</sub> > 2 V | 540  | -   | 730  | μΑ    | LSB = 2.4-µA typ. 2X output stage     |
| SID315    | IDAC <sub>2CRT1</sub>  | Output current of IDAC2 (7 bits) in low range                                   | 4.2  | -   | 5.7  | μA    | LSB = 37.5-nA typ.                    |
| SID315A   | IDAC <sub>2CRT2</sub>  | Output current of IDAC2 (7 bits) in medium range                                | 33.7 | -   | 45.6 | μΑ    | LSB = 300-nA typ.                     |
| SID315B   | IDAC <sub>2CRT3</sub>  | Output current of IDAC2 (7 bits) in high range                                  | 270  | -   | 365  | μΑ    | LSB = 2.4-µA typ.                     |
| SID315C   | IDAC <sub>2CRT12</sub> | Output current of IDAC2 (7 bits) in low range, 2X mode                          | 8    | -   | 11.4 | μA    | LSB = 37.5-nA typ. 2X<br>output stage |
| SID315D   | IDAC <sub>2CRT22</sub> | Output current of IDAC2 (7 bits) in medium range, 2X mode                       | 67   | -   | 91   | μΑ    | LSB = 300-nA typ. 2X<br>output stage  |
| SID315E   | IDAC <sub>2CRT32</sub> | Output current of IDAC2 (7 bits) in high range, 2X mode. V <sub>DDA</sub> > 2V  | 540  | _   | 730  | μA    | LSB = 2.4-µA typ. 2X output stage     |
| SID315F   | IDAC <sub>3CRT13</sub> | Output current of IDAC in 8-bit mode in low range                               | 8    | -   | 11.4 | μA    | LSB = 37.5-nA typ.                    |
| SID315G   | IDAC <sub>3CRT23</sub> | Output current of IDAC in 8-bit mode in medium range                            | 67   | -   | 91   | μA    | LSB = 300-nA typ.                     |
| SID315H   | IDAC <sub>3CRT33</sub> | Output current of IDAC in 8-bit<br>mode in high range. V <sub>DDA</sub> > 2V    | 540  | -   | 730  | μA    | LSB = 2.4-µA typ.                     |
| SID320    | IDAC <sub>OFFSET</sub> | All zeroes input  | _    | _   | 1    | LSB   | Polarity set by Source or<br>Sink     |



| Spec ID# | Parameter                      | Description                                     | Min | Тур | Max | Units | Details / Conditions                     |
|----------|--------------------------------|---|-----|-----|-----|-------|--|
| SID321   | IDAC <sub>GAIN</sub>           | Full-scale error less offset                    | -   | -   | ±15 | %     | LSB = 2.4-µA typ.                        |
| SID322   | IDAC <sub>MIS-</sub><br>MATCH1 | Mismatch between IDAC1 and IDAC2 in Low mode    | -   | -   | 9.2 | LSB   | LSB = 37.5-nA typ.                       |
| SID322A  | IDAC <sub>MIS-</sub><br>MATCH2 | Mismatch between IDAC1 and IDAC2 in Medium mode | -   | -   | 6   | LSB   | LSB = 300-nA typ.                        |
| SID322B  | IDAC <sub>MIS-</sub><br>MATCH3 | Mismatch between IDAC1 and IDAC2 in High mode   | -   | -   | 5.8 | LSB   | LSB = 2.4-µA typ.                        |
| SID323   | IDAC <sub>SET8</sub>           | Settling time to 0.5 LSB for 8-bit IDAC         | -   | -   | 10  | μs    | Full-scale transition. No external load. |
| SID324   | IDAC <sub>SET7</sub>           | Settling time to 0.5 LSB for 7-bit<br>IDAC      | _   | _   | 10  | μs    | Full-scale transition. No external load. |
| SID325   | CMOD                           | External modulator capacitor.                   | -   | 2.2 | -   | nF    | 5-V rating, X7R or NP0 cap.              |

## Table 27. CSD V2 Specifications (continued)

### Table 28. CSDv2 ADC Specifications

| Spec ID#  | Parameter        | Description                        | Min              | Тур | Мах              | Units | Details / Conditions  |
|-----------|------------------|------------------------------------|------------------|-----|------------------|-------|---|
| CSDv2 ADC | C Specifications | •                                  |                  |     | •                | •     |   |
| SIDA94    | A_RES            | Resolution                         | -                | -   | 10               | bits  | Auto-zeroing is required every milli-<br>second   |
| SID95     | A_CHNLS_S        | Number of channels - single ended  | -                | -   | -                | 16    | -   |
| SIDA97    | A-MONO           | Monotonicity                       | -                | -   | Yes              | _     | V <sub>REF</sub> mode   |
| SIDA98    | A_GAINERR_VREF   | Gain error                         | -                | 0.6 | _                | %     | Reference Source: SRSS<br>(V <sub>REF</sub> = 1.20 V, V <sub>DDA</sub> < 2.2 V),<br>(V <sub>REF</sub> = 1.6 V, 2.2 V < V <sub>DDA</sub> < 2.7<br>V), (V <sub>REF</sub> = 2.13 V, V <sub>DDA</sub> > 2.7 V)                        |
| SIDA98A   | A_GAINERR_VDDA   | Gain error                         | _                | 0.2 | _                | %     | Reference Source: SRSS<br>( $V_{REF} = 1.20 V$ , $V_{DDA} < 2.2V$ ),<br>( $V_{REF} = 1.6 V$ ,<br>2.2 V < $V_{DDA} < 2.7 V$ ),<br>( $V_{REF} = 2.13 V$ , $V_{DDA} > 2.7 V$ )   |
| SIDA99    | A_OFFSET_VREF    | Input offset voltage               | _                | 0.5 | _                | LSB   | After ADC calibration, Ref. Src =<br>SRSS, (V <sub>REF</sub> = 1.20 V, V <sub>DDA</sub> <<br>2.2 V),<br>(V <sub>REF</sub> = 1.6 V, 2.2 V < V <sub>DDA</sub> <<br>2.7 V),<br>(V <sub>REF</sub> = 2.13 V, V <sub>DDA</sub> > 2.7 V) |
| SIDA99A   | A_OFFSET_VDDA    | Input offset voltage               | _                | 0.5 | _                | LSB   | After ADC calibration, Ref. Src =<br>SRSS, (V <sub>REF</sub> = 1.20 V, V <sub>DDA</sub> <<br>2.2 V),<br>(V <sub>REF</sub> = 1.6 V, 2.2 V < V <sub>DDA</sub> <<br>2.7 V),<br>(V <sub>REF</sub> = 2.13 V, V <sub>DDA</sub> > 2.7 V) |
| SIDA100   | A_ISAR_VREF      | Current consumption                | -                | 0.3 | _                | mA    | CSD ADC Block current   |
| SIDA100A  | A_ISAR_VDDA      | Current consumption                | -                | 0.3 | -                | mA    | CSD ADC Block current   |
| SIDA101   | A_VINS_VREF      | Input voltage range - single ended | V <sub>SSA</sub> | -   | V <sub>REF</sub> | V     | (V <sub>REF</sub> = 1.20 V, V <sub>DDA</sub> < 2.2 V),<br>(V <sub>REF</sub> = 1.6 V, 2.2 V < V <sub>DDA</sub> <<br>2.7 V),<br>(V <sub>REF</sub> = 2.13 V, V <sub>DDA</sub> > 2.7 V)   |



## Table 28. CSDv2 ADC Specifications (continued)

| Spec ID# | Parameter   | Description  | Min              | Тур | Мах              | Units | Details / Conditions   |
|----------|-------------|--|------------------|-----|------------------|-------|--|
| SIDA101A | A_VINS_VDDA | Input voltage range - single ended   | V <sub>SSA</sub> | -   | V <sub>DDA</sub> | V     | (V <sub>REF</sub> = 1.20 V, V <sub>DDA</sub> < 2.2 V),<br>(V <sub>REF</sub> = 1.6 V, 2.2 V < V <sub>DDA</sub> < 2.7 V),<br>(V <sub>REF</sub> = 2.13 V, V <sub>DDA</sub> > 2.7 V) |
| SIDA103  | A_INRES     | Input charging resistance  | -                | 15  | -                | kΩ    | -  |
| SIDA104  | A_INCAP     | Input capacitance  | _                | 41  | -                | pF    | -  |
| SIDA106  | A_PSRR      | Power supply rejection ratio (DC)  | _                | 60  | -                | dB    | -  |
| SIDA107  | A_TACQ      | Sample acquisition time  | _                | 10  | _                | μs    | Measured with 50-Ω source<br>impedance. 10 μs is default<br>software driver acquisition time<br>setting. Settling to within 0.05%.   |
| SIDA108  | A_CONV8     | Conversion time for 8-bit resolution at<br>conversion rate = Fhclk / (2"(N + 2)).<br>Clock frequency = 50 MHz.     | -                | 25  | -                | μs    | Does not include acquisition time.   |
| SIDA108A | A_CONV10    | Conversion time for 10-bit resolution at<br>conversion rate = Fhclk / $(2"(N + 2))$ .<br>Clock frequency = 50 MHz. | -                | 60  | _                | μs    | Does not include acquisition time.   |
| SIDA109  | A_SND_VRE   | Signal-to-noise and Distortion ratio (SINAD)   | -                | 57  | -                | dB    | Measured with 50- $\Omega$ source impedance  |
| SIDA109A | A_SND_VDDA  | Signal-to-noise and Distortion ratio (SINAD)   | -                | 52  | _                | dB    | Measured with 50- $\Omega$ source impedance  |
| SIDA111  | A_INL_VREF  | Integral non-linearity. 11.6 ksps  | -                | -   | 2                | LSB   | Measured with 50-Ω source impedance  |
| SIDA111A | A_INL_VDDA  | Integral non-linearity. 11.6 ksps  | -                | -   | 2                | LSB   | Measured with 50- $\Omega$ source impedance  |
| SIDA112  | A_DNL_VREF  | Differential non-linearity. 11.6 ksps  | -                | -   | 1                | LSB   | Measured with 50- $\Omega$ source impedance  |
| SIDA112A | A_DNL_VDDA  | Differential non-linearity. 11.6 ksps  | I                | -   | 1                | LSB   | Measured with 50- $\Omega$ source impedance  |



## **Digital Peripherals**

Timer/Counter/PWM (TCPWM)

## Table 29. TCPWM Specifications

| Spec ID#     | Parameter             | Description   | Min    | Тур | Мах | Units | Details/Conditions   |
|--------------|-----------------------|---|--------|-----|-----|-------|--|
| SID.TCPWM.1  | I <sub>TCPWM1</sub>   | Block current consumption at 8 MHz                  | -      | 1   | 70  | μA    | All modes (TCPWM)  |
| SID.TCPWM.2  | I <sub>TCPWM2</sub>   | Block current consumption at 24 MHz                 | -      | -   | 180 | μA    | All modes (TCPWM)  |
| SID.TCPWM.2A | I <sub>TCPWM3</sub>   | Block current consumption at 50 MHz                 | -      | _   | 270 | μA    | All modes (TCPWM)  |
| SID.TCPWM.2B | I <sub>TCPWM4</sub>   | Block current consumption at 100 MHz                | -      | -   | 540 | μA    | All modes (TCPWM)  |
| SID.TCPWM.3  | TCPWM <sub>FREQ</sub> | Operating frequency                                 | -      | -   | 100 | MHz   | Maximum = 100 MHz  |
| SID.TCPWM.4  | TPWM <sub>ENEXT</sub> | Input trigger pulse width for all trigger<br>events | 2/Fc   | -   | _   | ns    | Trigger Events can be Stop,<br>Start, Reload, Count, Capture,<br>or Kill depending on which<br>mode of operation is selected.<br>FC is counter operating<br>frequency. |
| SID.TCPWM.5  | TPWM <sub>EXT</sub>   | Output trigger pulse widths                         | 1.5/Fc | _   | _   | ns    | Minimum possible width of<br>Overflow, Underflow, and CC<br>(Counter equals Compare<br>value) trigger outputs. FC is<br>counter operating frequency.                   |
| SID.TCPWM.5A | TC <sub>RES</sub>     | Resolution of counter                               | 1/Fc   | -   | _   | ns    | Minimum time between<br>successive counts. FC is<br>counter operating frequency.   |
| SID.TCPWM.5B | PWM <sub>RES</sub>    | PWM resolution                                      | 1/Fc   | -   | _   | ns    | Minimum pulse width of PWM<br>output. FC is counter operating<br>frequency.  |
| SID.TCPWM.5C | Q <sub>RES</sub>      | Quadrature inputs resolution                        | 2/Fc   | _   | _   | ns    | Minimum pulse width between<br>Quadrature phase inputs.<br>Delays from pins should be<br>similar. FC is counter<br>operating frequency.                                |



## Serial Communication Block (SCB)

## Table 30. Serial Communication Block (SCB) Specifications

| Spec ID#                     | Parameter                  | Description  | Min    | Тур    | Max                 | Units      | Details / Conditions  |
|------------------------------|----------------------------|--|--------|--------|---------------------|------------|---|
| Fixed I <sup>2</sup> C DC Sp | pecifications              |  |        |        |                     |            | •   |
| SID149                       | I <sub>I2C1</sub>          | Block current consumption at 100 kHz                               | _      | -      | 30                  | μ <b>A</b> | _   |
| SID150                       | I <sub>I2C2</sub>          | Block current consumption at 400 kHz                               | _      | -      | 80                  | μ <b>A</b> | -   |
| SID151                       | I <sub>I2C3</sub>          | Block current consumption at 1 Mbps                                | 1      | -      | 180                 | μ <b>A</b> | _   |
| SID152                       | I <sub>I2C4</sub>          | I <sup>2</sup> C enabled in Deep Sleep mode                        | 1      | -      | 1.7                 | μ <b>A</b> | At 60 °C.   |
| Fixed I <sup>2</sup> C AC Sp | ecifications               |  |        |        |                     |            |   |
| SID153                       | F <sub>I2C1</sub>          | Bit Rate   | _      | -      | 1                   | Mbps       | -   |
| Fixed UART DC                | Specifications             |  |        |        |                     |            |   |
| SID160                       | I <sub>UART1</sub>         | Block current consumption at 100 kbps                              | _      | _      | 30                  | μ <b>A</b> | _   |
| SID161                       | I <sub>UART2</sub>         | Block current consumption at 1000 kbps                             | -      | _      | 180                 | μA         | _   |
| Fixed UART AC                | Specifications             |  |        |        |                     |            |   |
| SID162A                      | F <sub>UART1</sub>         | Bit Rate   | -      | -      | 3                   | Mbps       | ULP Mode  |
| SID162B                      | F <sub>UART2</sub>         |  | -      | -      | 8                   |            | LP Mode   |
| Fixed SPI DC S               |                            |  |        |        |                     |            |   |
| SID163                       | I <sub>SPI1</sub>          | Block current consumption at 1 Mbps                                | -      | -      | 220                 | μ <b>A</b> | _   |
| SID164                       | I <sub>SPI2</sub>          | Block current consumption at 4 Mbps                                |        | -      | 340                 | μ <b>A</b> | -   |
| SID165                       | I <sub>SPI3</sub>          | Block current consumption at 8 Mbps                                |        | -      | 360                 | μ <b>A</b> | -   |
| SID165A                      | I <sub>SP14</sub>          | Block current consumption at 25 Mbps                               | 1      | -      | 800                 | μ <b>A</b> | _   |
| Fixed SPI AC S               | pecifications for L        | P Mode (1.1 V) unless noted otherwi                                | se.    |        |                     |            |   |
| SID166                       | F <sub>SPI</sub>           | SPI Operating frequency externally<br>clocked slave                | _      | _      | 25                  | MHz        | 6.25-MHz max for ULP<br>(0.9 V) mode  |
| SID166B                      | F <sub>SPI_EXT</sub>       | SPI operating frequency master (F <sub>scb</sub><br>is SPI clock). | _      | -      | F <sub>scb</sub> /4 | MHz        | F <sub>scb</sub> max is 100 MHz in LP<br>(1.1 V) mode, 25 MHz in ULP<br>mode. |
| SID166A                      | F <sub>SPI_IC</sub>        | SPI slave internally clocked                                       | -      | -      | 15                  | MHz        | 5 MHz max for ULP (0.9 V) mode  |
| Fixed SPI Maste              | er mode AC Speci           | fications for LP Mode (1.1 V) unless                               | noted  | otherw | vise.               |            |   |
| SID167                       | T <sub>DMO</sub>           | MOSI valid after SClock driving edge                               | _      | _      | 12                  | ns         | 20 ns max for ULP (0.9 V)<br>mode   |
| SID168                       | T <sub>DSI</sub>           | MISO valid before SClock capturing<br>edge                         | 5      | _      | -                   | ns         | Full clock, late MISO<br>sampling   |
| SID169                       | Т <sub>НМО</sub>           | MOSI data hold time  | 0      | _      | _                   | ns         | Referred to Slave capturing edge  |
| SID169A                      | T <sub>SSELMSCK1SSEL</sub> | Valid to first SCK Valid edge                                      | 18     | -      | _                   | ns         | Referred to Master clock<br>edge  |
| SID169B                      | T <sub>SSELMCK2SSEL</sub>  | Hold after last SCK Valid edge                                     | 18     | -      | _                   | ns         | Referred to Master clock<br>edge  |
| Fixed SPI Slave              | mode AC Specifi            | cations for LP Mode (1.1 V) unless n                               | oted o | therwi | se.                 |            |   |
| SID170                       | T <sub>DMI</sub>           | MOSI valid before Sclock capturing edge                            | 5      | -      | _                   | ns         | _   |



| Spec ID# | Parameter             | Description  | Min | Тур | Max                                | Units | Details / Conditions                     |
|----------|-----------------------|--|-----|-----|------------------------------------|-------|--|
| SID171A  | T <sub>DSO_EXT</sub>  | MISO valid after Sclock driving edge<br>in Ext. Clk. mode                                      | -   | _   | 20                                 |       | 35 ns max. for ULP (0.9 V)<br>mode       |
| SID171   | T <sub>DSO</sub>      | MISO valid after Sclock driving edge<br>in Internally Clk. mode                                | -   | _   | T <sub>DSO_EXT</sub><br>+ 3 * Tscb | ns    | Tscb is Serial Comm. Block clock period. |
| SID171B  | T <sub>DSO</sub>      | MISO Valid after Sclock driving edge<br>in Internally Clk. Mode with median<br>filter enabled. | Ι   | _   | T <sub>DSO_EXT</sub><br>+ 4 * Tscb | ns    | Tscb is Serial Comm. Block clock period. |
| SID172   | T <sub>HSO</sub>      | Previous MISO data hold time   | 5   | -   | -                                  | ns    | -  |
| SID172A  | TSSEL <sub>SCK1</sub> | SSEL Valid to first SCK valid edge   | 65  | -   | -                                  | ns    | -  |
| SID172B  | TSSEL <sub>SCK2</sub> | SSEL Hold after Last SCK valid edge  | 65  | -   | -                                  | ns    | _  |

## Table 30. Serial Communication Block (SCB) Specifications (continued)

## LCD Specifications

### Table 31. LCD Direct Drive DC Specifications

| Spec ID# | Parameter             | Description  | Min | Тур | Max  | Units | Details / Conditions   |
|----------|-----------------------|--|-----|-----|------|-------|--|
| SID154   | ILCDLOW1              | Operating current with 100 kHz LCD block clock in ULP mode in Deep Sleep   | -   | -   | 90   | μA    | 32X4 small display. 30 Hz.<br>PWM mode. Slow slew rate.<br>460 k $\Omega$ series resistors |
| SID154A  | I <sub>LCDLOW2</sub>  | Operating current with 32 kHz LCD block<br>clock in ULP mode in Deep Sleep | -   | -   | 50   | μA    | _  |
| SID155   | C <sub>LCDCAP</sub>   | LCD capacitance per segment/common driver                                  | -   | 500 | 5000 | pF    | -  |
| SID156   | LCD <sub>OFFSET</sub> | Long-term segment offset   | -   | 20  | -    | mV    | -  |
| SID157   | I <sub>LCDOP1</sub>   | PWM Mode current.<br>3.3 V bias. 8 MHz IMO. 25°C.                          | -   | 0.6 | _    | mA    | 32 × 4 segments<br>50 Hz   |
| SID158   | I <sub>LCDOP2</sub>   | PWM Mode current.<br>3.3 V bias. 8 MHz IMO. 25°C.                          | _   | 0.5 | _    | mΔ    | 32 × 4 segments<br>50 Hz   |

#### Table 32. LCD Direct Drive AC Specifications

| Spec ID | Parameter        | Description    | Min | Тур | Мах | Units | Details/Conditions |
|---------|------------------|----------------|-----|-----|-----|-------|--------------------|
| SID159  | F <sub>LCD</sub> | LCD frame rate | 10  | 50  | 150 | Hz    | _                  |



### Memory

## Table 33. Flash DC Specifications<sup>[3]</sup>

| Spec ID | Parameter | Description               | Min  | Тур | Мах | Units | <b>Details/Conditions</b> |
|---------|-----------|---------------------------|------|-----|-----|-------|---------------------------|
| SID173  | VPE       | Erase and program voltage | 1.71 | -   | 3.6 | V     | _                         |
| SID173A | IPE       | Erase and program current | -    | -   | 6   | mA    | -                         |

## Table 34. Flash AC Specifications<sup>[3]</sup>

| Spec ID | Parameter                | Description   | Min  | Тур | Max | Units   | Details/Conditions   |
|---------|--------------------------|---|------|-----|-----|---------|----------------------|
| SID174  | T <sub>ROWWRITE</sub>    | Row write time (erase and program)                                | _    | I   | 16  | ms      | Row = 512 bytes      |
| SID175  | T <sub>ROWERASE</sub>    | Row erase time  | -    | -   | 11  | ms      | -                    |
| SID176  | T <sub>ROWPROGRAM</sub>  | Row program time after erase                                      | —    | -   | 5   | ms      | -                    |
| SID178  | T <sub>BULKERASE</sub>   | Bulk erase time (256 KB)  | —    | -   | 11  | ms      | -                    |
| SID179  | T <sub>SECTORERASE</sub> | Sector erase time (128 KB)  | —    | -   | 11  | ms      | 256 rows per sector  |
| SID178S | T <sub>SSERIAE</sub>     | Subsector erase time  | —    | -   | 11  | ms      | 8 rows per subsector |
| SID179S | T <sub>SSWRITE</sub>     | Subsector write time; 1 erase plus 8 program times <sup>[4]</sup> | _    | -   | 51  | ms      | _                    |
| SID180S | T <sub>SWRITE</sub>      | Sector write time; 1 erase plus 256 program times                 | _    | _   | 1.3 | seconds | _                    |
| SID180  | T <sub>DEVPROG</sub>     | Total device write time   | _    |     | 2.6 | seconds | -                    |
| SID181  | F <sub>END</sub>         | Flash endurance   | 100K | Ι   | -   | cycles  | -                    |
| SID182  | F <sub>RET1</sub>        | Flash retention. $T_A \le 25$ °C, 100K P/E cycles                 | 10   | _   | -   | years   | _                    |
| SID182A | F <sub>RET2</sub>        | Flash retention. $T_A \le 85 \text{ °C}$ , 10K P/E cycles         | 10   | -   | _   | years   | -                    |
| SID182B | F <sub>RET3</sub>        | Flash retention. $T_A \le 55$ °C, 20K P/E cycles                  | 20   | _   | -   | years   | -                    |
| SID256  | T <sub>WS100</sub>       | Number of Wait states at 100 MHz                                  | 3    | _   | _   |         | LP mode (1.1 V)      |
| SID257  | T <sub>WS50</sub>        | Number of Wait states at 50 MHz                                   | 2    | _   | _   |         | ULP mode (0.9 V)     |

Notes

4. Subsector, sector, and device write times do not include data transfer overhead.

It can take as much as 16 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



## **System Resources**

### Power-on Reset

## Table 35. Power-On-Reset (POR) with Brown-out Detect (BOD) DC Specifications

| Spec ID | Parameter              | Description                                  | Min  | Тур | Max | Units | Details/Conditions                         |  |
|---------|------------------------|--|------|-----|-----|-------|--|--|
| SID190  | V <sub>FALLPPOR</sub>  | BOD trip voltage in system LP and ULP modes. | 1.54 | -   | -   | V     | Reset guaranteed for V <sub>DDD</sub> leve |  |
| SID192  | V <sub>FALLDPSLP</sub> | BOD trip voltage in system Deep Sleep mode.  | 1.54 | -   | -   | V     | below 1.54 V                               |  |

#### Table 36. POR with BOD AC Specifications

| Spec ID | Parameter           | Description   | Min | Тур | Max | Units | Details/Conditions       |
|---------|---------------------|---|-----|-----|-----|-------|--------------------------|
| SID192A | V <sub>DDRAMP</sub> | Maximum power supply ramp rate (any supply)                           | -   | _   | 100 | mV/µs | System LP mode           |
| SID194A |                     | Maximum power supply ramp rate (any supply) in system Deep Sleep mode | _   | _   | 10  | mV/µs | BOD operation guaranteed |

Voltage Monitors

#### Table 37. Voltage Monitors DC Specifications

| Spec ID | Parameter           | Description   | Min  | Тур  | Max  | Units | Details/Conditions |
|---------|---------------------|---------------|------|------|------|-------|--------------------|
| SID195R | V <sub>HVD0</sub>   | -             | 1.18 | 1.23 | 1.27 | V     | -                  |
| SID195  | V <sub>HVDI1</sub>  | -             | 1.38 | 1.43 | 1.47 | V     | -                  |
| SID196  | V <sub>HVDI2</sub>  | -             | 1.57 | 1.63 | 1.68 | V     | -                  |
| SID197  | V <sub>HVDI3</sub>  | -             | 1.76 | 1.83 | 1.89 | V     | -                  |
| SID198  | V <sub>HVDI4</sub>  | -             | 1.95 | 2.03 | 2.1  | V     | -                  |
| SID199  | V <sub>HVDI5</sub>  | -             | 2.05 | 2.13 | 2.2  | V     | -                  |
| SID200  | V <sub>HVDI6</sub>  | -             | 2.15 | 2.23 | 2.3  | V     | -                  |
| SID201  | V <sub>HVDI7</sub>  | -             | 2.24 | 2.33 | 2.41 | V     | -                  |
| SID202  | V <sub>HVDI8</sub>  | -             | 2.34 | 2.43 | 2.51 | V     | -                  |
| SID203  | V <sub>HVDI9</sub>  | -             | 2.44 | 2.53 | 2.61 | V     | -                  |
| SID204  | V <sub>HVDI10</sub> | -             | 2.53 | 2.63 | 2.72 | V     | -                  |
| SID205  | V <sub>HVDI11</sub> | -             | 2.63 | 2.73 | 2.82 | V     | -                  |
| SID206  | V <sub>HVDI12</sub> | -             | 2.73 | 2.83 | 2.92 | V     | -                  |
| SID207  | V <sub>HVDI13</sub> | -             | 2.82 | 2.93 | 3.03 | V     | -                  |
| SID208  | V <sub>HVDI14</sub> | -             | 2.92 | 3.03 | 3.13 | V     |                    |
| SID209  | V <sub>HVDI15</sub> | -             | 3.02 | 3.13 | 3.23 | V     | -                  |
| SID211  | LVI_IDD             | Block current | -    | 5    | 15   | μA    |                    |

#### Table 38. Voltage Monitors AC Specification

| Spec ID | Parameter            | Description               | Min | Тур | Max | Units | Details/Conditions |
|---------|----------------------|---------------------------|-----|-----|-----|-------|--------------------|
| SID212  | T <sub>MONTRIP</sub> | Voltage monitor trip time | ١   | Ι   | 170 | ns    | _                  |



#### SWD Interface

### Table 39. SWD and Trace Specifications

| Spec ID#  | Parameter      | Description   | Min      | Тур | Max     | Units | Details / Conditions                   |
|-----------|----------------|---|----------|-----|---------|-------|--|
| SWD and T | race Interface |   |          |     |         |       |  |
| SID214    | F_SWDCLK2      | $1.7 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ | -        | _   | 25      | MHz   | LP Mode.<br>V <sub>CCD</sub> = 1.1 V.  |
| SID214L   | F_SWDCLK2L     | $1.7 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}$   | _        | -   | 12      | MHz   | ULP Mode.<br>V <sub>CCD</sub> = 0.9 V. |
| SID215    | T_SWDI_SETUP   | T = 1/f SWDCLK  | 0.25 * T | -   | _       | ns    | -                                      |
| SID216    | T_SWDI_HOLD    | T = 1/f SWDCLK  | 0.25 * T | -   | -       | ns    | -                                      |
| SID217    | T_SWDO_VALID   | T = 1/f SWDCLK  | -        | -   | 0.5 * T | ns    | -                                      |
| SID217A   | T_SWDO_HOLD    | T = 1/f SWDCLK  | 1        | -   | -       | ns    | -                                      |
| SID214T   | F_TRCLK_LP1    | With Trace Data setup/hold times of<br>2/1 ns respectively    | -        | -   | 50      | MHz   | LP Mode. V <sub>DD</sub> = 1.1 V.      |
| SID215T   | F_TRCLK_LP2    | With Trace Data setup/hold times of 3/2 ns respectively       | -        | _   | 50      | MHz   | LP Mode. V <sub>DD</sub> = 1.1 V.      |
| SID216T   | F_TRCLK_ULP    | With Trace Data setup/hold times of 3/2 ns respectively       | _        | _   | 20      | MHz   | ULP Mode. V <sub>DD</sub> = 0.9 V.     |

#### Internal Main Oscillator

## Table 40. IMO DC Specifications

| Spec ID | Parameter         | Description                    | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|--------------------------------|-----|-----|-----|-------|--------------------|
| SID218  | I <sub>IMO1</sub> | IMO operating current at 8 MHz | -   | 9   | 15  | μA    | -                  |

#### Table 41. IMO AC Specifications

| Spec ID | Parameter            | Description                              | Min | Тур | Мах  | Units | Details/Conditions                                      |
|---------|----------------------|--|-----|-----|------|-------|---|
|         |                      |  | -   | -   | ±1   | %     | –40 to + 85 °C  |
| SID223  | F <sub>IMOTOL1</sub> | Frequency variation centered on<br>8 MHz | -   | -   | ±1.5 |       | –40 to + 105 °C<br>For extended industrial<br>temp MPNs |
| SID227  | T <sub>JITR</sub>    | Cycle-to-Cycle and Period jitter         | -   | 250 | -    | ps    | -   |

Internal Low-Speed Oscillator

Table 42. ILO DC Specification

| Spec ID | Parameter         | Description                     | Min | Тур | Мах | Units | Details/Conditions |
|---------|-------------------|---------------------------------|-----|-----|-----|-------|--------------------|
| SID231  | I <sub>ILO2</sub> | ILO operating current at 32 kHz | -   | 0.3 | 0.7 | μΑ    | -                  |

### Table 43. ILO AC Specifications

| Spec ID | Parameter              | Description      | Min  | Тур | Мах  | Units | Details/Conditions                        |
|---------|------------------------|------------------|------|-----|------|-------|---|
| SID234  | T <sub>STARTILO1</sub> | ILO startup time | _    | _   | 7    | μs    | Startup time to 95% of<br>final frequency |
| SID236  | TLIODUTY               | ILO Duty cycle   | 45   | 50  | 55   | %     | -   |
| SID237  | F <sub>ILOTRIM1</sub>  | ILO frequency    | 28.8 | 32  | 35.2 | kHz   | Factory trimmed                           |



## FLL Specifications

## Table 44. Frequency Locked Loop (FLL) Specifications

| Spec ID# | Parameter     | Description  | Min   | Тур | Max    | Units  | Details / Conditions   |
|----------|---------------|--|-------|-----|--------|--------|--|
| SID450   | FLL_RANGE     | Input frequency range.   | 0.001 | _   | 100    | MHz    | Lower limit allows lock to<br>USB SOF signal (1 kHz).<br>Upper limit is for External<br>input.         |
| SID451   | FLL_OUT_DIV2  | Output frequency range.<br>V <sub>CCD</sub> = 1.1 V                    | 24.00 | -   | 100.00 | MHz    | Output range of FLL<br>divided-by-2 output   |
| SID451A  | FLL_OUT_DIV2  | Output frequency range.<br>V <sub>CCD</sub> = 0.9 V                    | 24.00 | -   | 50.00  | MHz    | Output range of FLL<br>divided-by-2 output   |
| SID452   | FLL_DUTY_DIV2 | Divided-by-2 output; High or Low                                       | 47.00 | _   | 53.00  | %      | -  |
| SID454   | FLL_WAKEUP    | Time from stable input clock to 1% of final value on Deep Sleep wakeup | _     | -   | 7.50   | μs     | With IMO input, less than<br>10 °C change in<br>temperature while in Deep<br>Sleep, and Fout ≥ 50 MHz. |
| SID455   | FLL_JITTER    | Period jitter (1 sigma) at 100 MHz                                     | -     | -   | 35.00  | ps     | 50 ps at 48 MHz, 35 ps at<br>100 MHz   |
| SID456   | FLL_CURRENT   | CCO + Logic current  | -     | -   | 5.50   | µA/MHz | _  |

#### Crystal Oscillator Specifications

## Table 45. ECO Specifications

| Spec ID   | Parameter                 | Description                                    | Min | Тур   | Max  | Units | Details/Conditions                                  |  |  |  |  |
|-----------|---------------------------|--|-----|-------|------|-------|---|--|--|--|--|
| MHz ECO   | MHz ECO DC Specifications |  |     |       |      |       |   |  |  |  |  |
| SID316    | I <sub>DD_MHz</sub>       | Block operating current with Cload up to 18 pF | _   | 800   | 1600 | μA    | Max at 35 MHz.<br>Typ at 16 MHz.                    |  |  |  |  |
| MHz ECO   | AC Specifications         |  |     |       |      | •     |   |  |  |  |  |
| SID317    | F_MHz                     | Crystal frequency range                        | 16  | -     | 35   | MHz   | Some restrictions apply.<br>Refer to the device TRM |  |  |  |  |
| kHz ECO [ | DC Specifications         |  |     |       |      |       |   |  |  |  |  |
| SID318    | I <sub>DD_kHz</sub>       | Block operating current with 32-kHz crystal    | -   | 0.38  | 1    | μA    | -   |  |  |  |  |
| SID321E   | ESR32K                    | Equivalent series resistance                   | -   | 80    | -    | kΩ    | -   |  |  |  |  |
| SID322E   | PD32K                     | Drive level                                    | -   | -     | 1    | μW    | -   |  |  |  |  |
| kHz ECO A | C Specifications          |  |     |       |      |       | ·   |  |  |  |  |
| SID319    | F_kHz                     | 32-kHz frequency                               | -   | 32.77 | -    | kHz   | -   |  |  |  |  |
| SID320    | Ton_kHz                   | Startup time                                   | -   | —     | 1000 | ms    | -   |  |  |  |  |
| SID320E   | F <sub>TOL32K</sub>       | Frequency tolerance                            | _   | 50    | 250  | ppm   | May be calibrated to sub-10 ppm levels              |  |  |  |  |

#### External Clock Specifications

## Table 46. External Clock Specifications

| Spec ID | Parameter              | Description                                |    | Тур | Max | Units | Details/Conditions                        |
|---------|------------------------|--|----|-----|-----|-------|---|
| SID305  | EXTCLK <sub>FREQ</sub> | External clock input frequency             | 0  | -   | 100 | MHz   | Min 200 kHz for 32 kHz<br>clock operation |
| SID306  | EXTCLK <sub>DUTY</sub> | Duty cycle; measured at V <sub>DD</sub> /2 | 45 | -   | 55  | %     | _   |



### PLL Specifications

### Table 47. PLL Specifications

| Spec ID | Parameter | Description                     | Min    | Тур  | Max | Units | Details/Conditions          |
|---------|-----------|---------------------------------|--------|------|-----|-------|-----------------------------|
| SID304P | PLL_IN    | Input frequency to PLL block    | 4      | _    | 64  | MHz   |                             |
| SID305P | PLL_LOCK  | Time to achieve PLL lock        | -      | 16   | 35  | μs    | -                           |
| SID306P | PLL_OUT   | Output frequency from PLL block | 10.625 | -    | 150 | MHz   | -                           |
| SID307P | PLL_IDD   | PLL current                     | -      | 0.55 | 1.1 | mA    | Typ at 100 MHz out.         |
| SID308P | PLL_JTR   | Period jitter                   | -      | -    | 150 | ps    | 100-MHz output<br>frequency |

#### Clock Source Switching Times

#### Table 48. Clock Source Switching Time Specifications

| Spec ID | Parameter              | Description   | Min | Тур | Max                | Units   | Details/Conditions |
|---------|------------------------|---|-----|-----|--------------------|---------|--------------------|
| SID262  | TCLK <sub>SWITCH</sub> | Clock switching from clk1 to clk2 in clock periods <sup>[5]</sup> | Ι   | Ι   | 4 clk1 +<br>3 clk2 | periods | _                  |

USB

#### Table 49. USB Specifications (USB requires LP Mode 1.1-V internal supply)

| Spec ID   | Parameter                                  | Description   | Min        | Тур | Max  | Units                                | Details/Conditions                               |
|-----------|--|---|------------|-----|------|--------------------------------------|--|
| USB Block | Specifications                             | -   |            |     |      |                                      |  |
| SID322U   | J Vusb_3.3 Device supply for USB operation |   | 3.15       | -   | 3.6  | V                                    | USB Configured, USB<br>Reg. bypassed             |
| SID323U   | Vusb_3                                     | Device supply for USB operation (functional operation only) | 2.85 – 3.6 |     | V    | USB Configured, USB<br>Reg. bypassed |  |
| SID325U   | lusb_config                                | Block supply current in Active mode                         | -          | 8   | -    | mA                                   | V <sub>DDD</sub> = 3.3 V                         |
| SID328    | lusb_suspend                               | Block supply current in suspend mode                        | _          | 0.5 | -    | mA                                   | V <sub>DDD</sub> = 3.3 V, Device<br>connected    |
| SID329    | lusb_suspend                               | Block supply current in suspend mode                        | -          | 0.3 | -    | mA                                   | V <sub>DDD</sub> = 3.3 V, Device<br>disconnected |
| SID330U   | USB_Drive_Res                              | USB driver impedance  | 28         | -   | 44   | Ω                                    | Series resistors are on<br>chip                  |
| SID332U   | USB_Pullup_Idle                            | Idle mode range   | 900        | -   | 1575 | Ω                                    | Bus idle   |
| SID333U   | USB_Pullup                                 | Active mode   | 1425       | -   | 3090 | Ω                                    | Upstream device trans<br>mitting                 |


QSPI

#### Table 50. QSPI Specifications

| Spec ID#      | Parameter     | Description                         |    | Тур | Max  | Units | Details / Conditions |  |
|---------------|---------------|-------------------------------------|----|-----|------|-------|----------------------|--|
| SMIF QSPI Spe |               |                                     |    |     |      |       |                      |  |
| SID390Q       | Fsmifclock    | SMIF QSPI output clock frequency    | -  | -   | 80   | MHz   | LP mode (1.1 V)      |  |
| SID390QU      | Fsmifclocku   | SMIF QSPI output clock frequency    | -  | -   | 50   | MHz   | ULP mode (0.9 V)     |  |
| SID399Q       | Clk_dutycycle | Clock duty cycle (high or low time) | 45 | -   | 55   | %     |                      |  |
| SID397Q       | ldd_qspi      | Block current in LP mode (1.1 V)    | -  | -   | 1900 | μA    | LP mode (1.1 V)      |  |
| SID398Q       | ldd_qspi_u    | Block current in ULP mode (0.9 V)   | -  | -   | 590  | μA    | ULP mode (0.9 V)     |  |

Note

5. As an example, if the clk\_path[1] source is changed from the IMO to the FLL (see Figure 4) then clk1 is the IMO and clk2 is the FLL.





| Table 50. | <b>QSPI Specifications</b> | (continued) |
|-----------|----------------------------|-------------|
|-----------|----------------------------|-------------|

| Spec ID# | Parameter     | Description  | Min Typ |     | Max | Units | Details / Conditions               |
|----------|---------------|--|---------|-----|-----|-------|------------------------------------|
| SID391Q  | Tsetup        | Input data set-up time with respect to<br>clock capturing edge | 4.5 – – |     | -   | ns    |                                    |
| SID392Q  | Tdatahold     | Input data hold time with respect to clock capturing edge      | 0 – –   |     | -   | ns    | -                                  |
| SID393Q  | Tdataoutvalid | Output data valid time with respect to<br>clock falling edge   | -       | 3.7 |     | ns    | 7.5-ns max for ULP<br>mode (0.9 V) |
| SID394Q  | Tholdtime     | Output data hold time with respect to<br>clock rising edge     | 3       | 3 – |     | ns    | -                                  |
| SID395Q  | Tseloutvalid  | Output Select valid time with respect to clock rising edge     | -       |     |     | ns    | 15-ns max for ULP<br>mode (0.9 V)  |
| SID396Q  | Tselouthold   | Output Select hold time with respect to<br>clock rising edge   | Tsclk – |     | _   | ns    | Tsclk = Fsmifclk cycle<br>time     |

#### Smart I/O

## Table 51. Smart I/O Subsystem Specifications

| Spec ID# | Parameter | Description              | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|--------------------------|-----|-----|-----|-------|--------------------|
| SID420   | SMIO_BYP  | Smart I/O bypass delay   | -   | -   | 2   | ns    | -                  |
| SID421   | SMIO_LUT  | Smart I/O LUT prop delay |     | 8   | —   | ns    | -                  |

#### JTAG Boundary Scan

## Table 52. JTAG Boundary Scan

| Spec ID#    | Parameter          | Description  | Min | Тур | Мах | Units | <b>Details/Conditions</b> |
|-------------|--------------------|--|-----|-----|-----|-------|---------------------------|
| JTAG Bound  | ary Scan Parame    | eters for 1.1 V (LP) Mode Operation:                 |     |     |     |       |                           |
| SID468      | T <sub>CKLOW</sub> | TCK LOW  | 52  | -   | -   | ns    | -                         |
| SID469      | TCKHIGH            | TCK HIGH   | 10  | -   | -   | ns    | -                         |
| SID470      | TCK_TDO            | TCK falling edge to output valid                     |     | -   | 40  | ns    | -                         |
| SID471      | TSU_TCK            | Input valid to TCK rising edge                       | 12  | _   | _   | ns    | -                         |
| SID472      | TCk_THD            | Input hold time to TCK rising edge                   | 10  | _   | _   | ns    | -                         |
| SID473      | TCK_TDOV           | TCK falling edge to output valid (High-Z to Active). | 40  | -   | -   | ns    | -                         |
| SID474      | TCK_TDOZ           | TCK falling edge to output valid (Active to High-Z). | 40  | -   | -   | ns    | -                         |
| JTAG Bounda | ry Scan Paramete   | rs for 0.9 V (ULP) Mode Operation:                   |     |     |     |       |                           |
| SID468A     | TCKLOW             | TCK low  | 102 | -   | -   | ns    | -                         |
| SID469A     | TCKHIGH            | TCK high   | 20  | -   | -   | ns    | _                         |
| SID470A     | TCK_TDO            | TCK falling edge to output valid                     |     | -   | 80  | ns    | -                         |
| SID471A     | TSU_TCK            | Input valid to TCK rising edge                       | 22  | -   | -   | ns    | -                         |
| SID472A     | TCk_THD            | Input hold time to TCK rising edge                   | 20  | -   | -   | ns    | -                         |
| SID473A     | TCK_TDOV           | TCK falling edge to output valid (high-Z to active). | 80  | -   | -   | ns    | -                         |
| SID474A     | TCK_TDOZ           | TCK falling edge to output valid (active to high-Z). | 80  | _   | -   | ns    | -                         |



# **Ordering Information**

Table 53 lists the CY8C61x4 part numbers and features. All devices include dual CPU, DMA, DC-DC converter, QSPI SMIF, DAC, LPCOMP, 6 SCBs, and 12 TCPWMs. See also the product selector guide.

#### Table 53. Ordering Information

| Family                  | Base Features             | Marketing<br>Part Number | CM4 CPU Speed (LP/ULP) | FLEX (ULP/LP), LP, ULP | Flash (KB) | SRAM (KB) | SAR ADC   | Opamp | CapSense | FS USB | CAN-FD | CRYPTO | GPIO | Package | Silicon Rev |
|-------------------------|---------------------------|--------------------------|------------------------|------------------------|------------|-----------|-----------|-------|----------|--------|--------|--------|------|---------|-------------|
|                         | Arm CM4,                  | CY8C6144AZI-S4F92        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Υ        | -      | 1      | Υ      | 54   | 64-TQFP | A2          |
|                         | 5x SCBs, 1x<br>DS-SCB, 1x | CY8C6144LQI-S4F92        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Υ        | Υ      | 1      | Υ      | 52   | 68-QFN  | A2          |
|                         | FS-USB, 1x                | CY8C6144AZI-S4F93        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Υ        | I      | 1      | Υ      | 62   | 80-TQFP | A2          |
|                         | Q-SPI, 2x<br>Comp, LCD    | CY8C6144AZI-S4F82        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Υ        | -      | -      | Υ      | 54   | 64-TQFP | A2          |
| Line                    | Comp, LOD                 | CY8C6144LQI-S4F82        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Υ        | Υ      | -      | Υ      | 52   | 68-QFN  | A2          |
| 61<br>ole l             |                           | CY8C6144AZI-S4F83        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Υ        | -      | -      | Υ      | 62   | 80-TQFP | A2          |
| Psoc 61<br>Programmable |                           | CY8C6144AZI-S4F62        | 150/50                 | FLEX                   | 256        | 128       | 1x 12-bit | -     | -        | -      | 1      | -      | 54   | 64-TQFP | A2          |
| PS<br>ram               |                           | CY8C6144LQI-S4F62        | 150/50                 | FLEX                   | 256        | 128       | 1x 12-bit | -     | -        | Υ      | 1      | -      | 52   | 68-QFN  | A2          |
| rog                     |                           | CY8C6144AZI-S4F12        | 150/50                 | FLEX                   | 256        | 128       | 1x 12-bit | -     | Υ        | -      | -      | -      | 54   | 64-TQFP | A2          |
|                         |                           | CY8C6144LQI-S4F12        | 150/50                 | FLEX                   | 256        | 128       | 1x 12-bit | -     | Υ        | Υ      | -      | -      | 52   | 68-QFN  | A2          |
|                         |                           | CY8C6144AZQ-S4F92        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Y        | -      | 1      | Υ      | 54   | 64-TQFP | A2          |
|                         |                           | CY8C6144LQQ-S4F92        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Y        | Υ      | 1      | Υ      | 52   | 68-QFN  | A2          |
|                         |                           | CY8C6144AZQ-S4F93        | 150/50                 | FLEX                   | 256        | 128       | 2x 12-bit | 2     | Y        | -      | 1      | Υ      | 62   | 80-TQFP | A2          |

**Note:** In PSoC 61 the Cortex M0+ is reserved for system functions, and is not available for applications. In LP and ULP modes, the maximum CM0+ CPU operating frequency is restricted to 100 MHz and 25 MHz respectively.

#### **PSoC 6 MPN Decoder**

#### CY XX 6 A B C DD E - FF G H I JJ K L

| Field | Description  | Values | Meaning                 |
|-------|--------------|--------|-------------------------|
| CY    | Cypress      | CY     | Cypress                 |
|       |              | 8C     | Standard                |
| XX    | Firmware     | B0     | "Secure Boot" v1        |
|       |              | S0     | "Standard Secure" - AWS |
| 6     | Architecture | 6      | PSoC 6                  |
|       |              | 0      | Value                   |
|       |              | 1      | Programmable            |
| A     | Line         | 2      | Performance             |
|       |              | 3      | Connectivity            |
|       |              | 4      | Security                |



| Field | Description                      | Values     | Meaning                         |
|-------|----------------------------------|------------|---------------------------------|
|       |                                  | 2          | 100 MHz                         |
| В     | Speed                            | 3          | 150 MHz                         |
|       |                                  | 4          | 150/50 MHz                      |
|       |                                  | 0-3        | RFU                             |
|       |                                  | 4          | 256K/128K                       |
|       |                                  | 5          | 512K/256K                       |
| с     | Memory Size                      | 6          | 512K/128K                       |
| C     | (Flash/SRAM)                     | 7          | 1024K/288K                      |
|       |                                  | 8          | 1024K/512K                      |
|       |                                  | 9          | RFU                             |
|       |                                  | А          | 2048K/1024K                     |
|       |                                  | AZ, AX     | TQFP                            |
|       |                                  | LQ         | QFN                             |
| DD    | Package                          | BZ         | BGA                             |
|       |                                  | FM         | M-CSP                           |
|       |                                  | FN, FD, FT | WLCSP                           |
|       |                                  | С          | Consumer                        |
| E     | Temperature Range                | Ι          | Industrial                      |
|       |                                  | Q          | Extended Industrial             |
|       |                                  |            | -Cypress internal               |
| FF    | Feature Code                     | S2-S6      |                                 |
|       |                                  | BL         | Integrated Bluetooth Low Energy |
| G     | CPU Core                         | F          | Single Core                     |
| 6     |                                  | D          | Dual Core                       |
| Н     | Attributes Code                  | 0–9        | Feature set                     |
|       |                                  | 1          | 31-50                           |
|       | GPIO count                       | 2          | 51-70                           |
| 1     | Grio count                       | 3          | 71-90                           |
|       |                                  | 4          | 91-110                          |
| JJ    | Engineering sample<br>(optional) | ES         | Engineering samples or not      |
| К     | Die Revision (optional)          |            | Base                            |
|       |                                  | A1-A9      | Die revision                    |
| L     | Tape/Reel Shipment<br>(optional) | Т          | Tape and Reel shipment          |



# Packaging

This product line is offered in 80-TQFP, 64-E-TQFP, and 68-QFN packages.

### Table 54. Package Dimensions

| Spec ID# | Package   | Description                 | Package Dwg # |
|----------|-----------|-----------------------------|---------------|
| PKG_1    | 80-TQFP   | 80-TQFP, 12 × 12 × 1.6 mm   | 002-29467     |
| PKG_2    | 64-E-TQFP | 64-E-TQFP, 10 × 10 × 1.6 mm | 002-29202     |
| PKG_3    | 68-QFN    | 68 QFN 8 × 8 × 1 mm         | 001-96836     |

## Table 55. Package Characteristics

| Parameter       | Description                       | Conditions | Min | Тур | Max | Units   |
|-----------------|-----------------------------------|------------|-----|-----|-----|---------|
| T <sub>A</sub>  | Operating ambient temperature     | -          | -40 | 25  | 85  | °C      |
| T <sub>A</sub>  | Extended Industrial temperature   | -          | -40 | 25  | 105 | °C      |
| Tj              | Operating junction temperature    | -          | -40 | -   | 100 | °C      |
| Tj              | Extended Industrial temperature   | -          | -40 | -   | 120 | °C      |
| T <sub>JA</sub> | Package $\theta_{JA}$ (80-TQFP)   | -          | -   | 35  | _   | °C/watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (80-TQFP)   | -          | -   | 6   | -   | °C/watt |
| T <sub>JA</sub> | Package $\theta_{JA}$ (64-E-TQFP) | -          | -   | 26  | -   | °C/watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (64-E-TQFP) | -          | -   | 7   | -   | °C/watt |
| T <sub>JA</sub> | Package $\theta_{JA}$ (68-QFN)    | _          | -   | 21  | -   | °C/watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (68-QFN)    | _          | -   | 6   | _   | °C/watt |

## Table 56. Solder Reflow Peak Temperature


| Package      | Maximum Peak Temperature | Maximum Time at Peak Temperature |  |
|--------------|--------------------------|----------------------------------|--|
| All packages | 260 °C                   | 30 seconds                       |  |

## Table 57. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

| Package      | MSL  |  |
|--------------|------|--|
| All packages | MSL3 |  |



#### Figure 20. 68 QFN 8 × 8 × 1 mm



#### NOTES:

1. 🗱 HATCH AREA IS SOLDERABLE EXPOSED METAL.


2. REFERENCE JEDEC#: MO-220

3. ALL DIMENSIONS ARE IN MILLIMETERS

001-96836 \*A



#### Figure 21. 80-TQFP 12.0 × 12.0 × 1.6 mm



| SYMBOL | DIMENSION |          |      |  |
|--------|-----------|----------|------|--|
| STMBOL | MIN.      | NOM.     | MAX. |  |
| A      | _         | —        | 1.60 |  |
| A1     | 0.05      | —        | 0.15 |  |
| A2     | 1.35      | 1.40     | 1.45 |  |
| D      | 14.00 BSC |          |      |  |
| D1     | 12.00 BSC |          |      |  |
| D2     | 9.        | 9.50 BSC |      |  |
| E      | 14.00 BSC |          |      |  |
| E1     | 12.00 BSC |          |      |  |
| E2     | 9.50 BSC  |          |      |  |
| е      | 0.50 BSC  |          |      |  |
| R1     | 0.08      | —        |      |  |
| R2     | 0.08      | —        | 0.20 |  |

| SYMBOL   | DIMENSION |         |      |  |
|----------|-----------|---------|------|--|
| STIVIBUL | MIN.      | NOM.    | MAX. |  |
| θ        | 0°        | 3.5°    | 7°   |  |
| θ1       | 0°        | —       | —    |  |
| θ2       | 11°       | 12°     | 13°  |  |
| 03       | 11°       | 12°     | 13°  |  |
| с        | 0.09      |         | 0.20 |  |
| b        | 0.17      | 0.20    | 0.27 |  |
| s        | 0.20      |         | —    |  |
| L        | 0.45      | 0.60    | 0.75 |  |
| L1       | 1.        | .00 REF |      |  |
| L2       | 0.        | .25 REF |      |  |

- NOTES 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ▲ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ▲ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ▲ TO BE DETERMINED AT SEATING PLANE C.
- A TO BE DETERMINED AT SEATING PLANE C. AUDMENSIONS DI AND ET DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0,25mm PRE SIDE. DIMENSIONS DI AND ET INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- $\textcircled{\mbox{D}}$  DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- WITHIN THE ZONE INDICATED. A REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ▲ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.

SEXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.


THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


002-29467 \*\*




#### Figure 22. 64-TQFP 10.0 × 10.0 × 1.6 mm









DIMENSION SYMBOL NOM. MIN. MAX. 1.60 А 0.05 0.15 A1 1.45 1.35 1.40 A2 12.00 BSC D 10.00 BSC D1 7.50 REF D2 4.20 REF D3 12.00 BSC Е 10.00 BSC E1 7 50 REE E2 E3 4.20 REF 0.50 BSC е

| SYMBOL | DIMENSION |         |      |  |
|--------|-----------|---------|------|--|
| STMBUL | MIN.      | NOM.    | MAX. |  |
| R1     | 0.08      | —       | —    |  |
| R2     | 0.08      |         | 0.20 |  |
| θ      | 0°        | 3.5°    | 7°   |  |
| θ1     | 0°        |         | —    |  |
| θ2     | 11°       | 12°     | 13°  |  |
| θ3     | 11°       | 12°     | 13°  |  |
| с      | 0.09      | 0.127   | 0.20 |  |
| b      | 0.17      | 0.20    | 0.27 |  |
| S      | 0.20      | —       | —    |  |
| L      | 0.45      | 0.60    | 0.75 |  |
| L1     | 1         | .00 REF |      |  |
| L2     | 0         | 25 REF  |      |  |

- NOTES 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
  - LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- A DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ▲ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ▲ DIMENSION 5 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 5 MAXIMUM BY MORE THAN 0.08mm, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.

SEXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

ATHESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

 $\underbrace{ \overbrace{1}}_{A1} \text{A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY. }$ 

002-29202 \*\*



# Acronyms

| Acronym          | Description   |
|------------------|---|
| 3DES             | triple DES (data encryption standard)                   |
| ADC              | analog-to-digital converter                             |
|                  | advanced DMA version 3, a Secured Digital data          |
| ADMA3            | transfer mode   |
| AES              | advanced encryption standard                            |
| АНВ              | AMBA (advanced microcontroller bus architecture)        |
| АПЬ              | high-performance bus, an Arm data transfer bus          |
| AMUX             | analog multiplexer                                      |
| AMUXBUS          | analog multiplexer bus                                  |
| API              | application programming interface                       |
| Arm <sup>®</sup> | advanced RISC machine, a CPU architecture               |
| BGA              | ball grid array   |
| BOD              | brown-out detect  |
| BREG             | backup registers  |
| BWC              | backward compatibility (eMMC data transfer mode)        |
| CAD              | computer aided design                                   |
| CCO              | current controlled oscillator                           |
| ChaCha           | a stream cipher   |
| CM0+             | Cortex-M0+, an Arm CPU                                  |
| CM4              | Cortex-M4, an Arm CPU                                   |
| CMAC             | cypher-based message authentication code                |
| смоѕ             | complementary metal-oxide-semiconductor, a              |
| 01000            | process technology for IC fabrication                   |
| CMRR             | common-mode rejection ratio                             |
| CPU              | central processing unit                                 |
| CRC              | cyclic redundancy check, an error-checking              |
|                  | protocol  |
| CSD              | CapSense Sigma-Delta                                    |
| CSV              | clock supervisor  |
| CSX              | Cypress mutual capacitance sensing method. See also CSD |
| СТІ              | cross trigger interface                                 |
| DAC              | digital-to-analog converter, see also IDAC, VDAC        |
| DAC              | debug access port                                       |
| DAF              | debug access port<br>double data rate                   |
| DES              |   |
|                  | data encryption standard                                |
| DFT              | design for test   |
| DMA              | direct memory access, see also TD                       |
| DNL              | differential nonlinearity, see also INL                 |
| DSI              | digital system interconnect                             |
| DU               | data unit   |
| DW               | data wire, a DMA implementation                         |
| ECC              | error correcting code                                   |
| ECC              | elliptic curve cryptography                             |
| ECO              | external crystal oscillator                             |
| EEPROM           | electrically erasable programmable read-only<br>memory  |

| Acronym                                      | Description   |  |
|--|---|--|
| EMI  | electromagnetic interference                          |  |
| eMMC   | embedded MultiMediaCard                               |  |
| ESD  | electrostatic discharge                               |  |
| ЕТМ  | embedded trace macrocell                              |  |
| FIFO   | first-in, first-out                                   |  |
| FLL  | frequency locked loop                                 |  |
| FPU  | floating-point unit                                   |  |
| FS   | full-speed  |  |
| GND  | Ground  |  |
| GPIO   | general-purpose input/output, applies to a PSoC       |  |
| НМАС   | pin   |  |
| HSIOM  | Hash-based message authentication code                |  |
| -  | high-speed I/O matrix                                 |  |
| 1/0  | input/output, see also GPIO, DIO, SIO, USBIO          |  |
| I <sup>2</sup> C, or IIC<br>I <sup>2</sup> S | Inter-Integrated Circuit, a communications protocol   |  |
|  | inter-IC sound  |  |
| IC   | integrated circuit                                    |  |
| IDAC   | current DAC, see also DAC, VDAC                       |  |
| IDE  | integrated development environment                    |  |
| ILO  | internal low-speed oscillator, see also IMO           |  |
| IMO  | internal main oscillator, see also ILO                |  |
| INL  | integral nonlinearity, see also DNL                   |  |
| IOSS   | input output subsystem                                |  |
| loT  | internet of things                                    |  |
| IPC  | inter-processor communication                         |  |
| IRQ  | interrupt request                                     |  |
| ISR  | interrupt service routine                             |  |
| ITM  | instrumentation trace macrocell                       |  |
| JTAG   | Joint Test Action Group                               |  |
| LCD  | liquid crystal display                                |  |
| LIN  | Local Interconnect Network, a communications protocol |  |
| LP   | low power   |  |
| LS   | low-speed   |  |
| LUT  | lookup table  |  |
| LVD  | low-voltage detect, see also LVI                      |  |
| LVI  | low-voltage interrupt                                 |  |
| LVTTL  | low-voltage transistor-transistor logic               |  |
| MAC  | multiply-accumulate                                   |  |
| MCU  | microcontroller unit                                  |  |
| MCWDT  | multi-counter watchdog timer                          |  |
| MISO   | master-in slave-out                                   |  |
| MMIO   | memory-mapped input output                            |  |
| MOSI   | master-out slave-in                                   |  |
| MPU  | memory protection unit                                |  |
| MSL  | moisture sensitivity level                            |  |
|  | million samples per second                            |  |
| Msps   |   |  |



| Acronym           | Description   |
|-------------------|---|
| MTB               | micro trace buffer  |
| MUL               | multiplier  |
| NC                | no connect  |
| NMI               | nonmaskable interrupt   |
| NVIC              | nested vectored interrupt controller                            |
| NVL               | nonvolatile latch, see also WOL                                 |
| OTP               | one-time programmable   |
| OVP               | over voltage protection   |
| OVT               | overvoltage tolerant  |
| PASS              | programmable analog subsystem                                   |
| PCB               | printed circuit board   |
| PCM               | pulse code modulation   |
| PDM               | pulse density modulation  |
| PHY               | physical layer  |
| PICU              | port interrupt control unit                                     |
| PLL               | phase-locked loop   |
| PMIC              | power management integrated circuit                             |
| POR               | power-on reset  |
| PPU               | peripheral protection unit                                      |
| PRNG              | pseudo random number generator                                  |
| PSoC <sup>®</sup> | Programmable System-on-Chip™                                    |
| PSRR              | power supply rejection ratio                                    |
| PWM               | pulse-width modulator   |
| QD                | quadrature decoder  |
| QSPI              | quad serial peripheral interface                                |
| RAM               | random-access memory  |
| RISC              | reduced-instruction-set computing                               |
| RMS               | root-mean-square  |
| ROM               | read-only memory  |
| RSA               | Rivest–Shamir–Adleman, a public-key cryptog-<br>raphy algorithm |
| RTC               | real-time clock   |
| RWW               | read-while-write  |
| RX                | receive   |
| S/H               | sample and hold   |
| SAR               | successive approximation register                               |
| SARMUX            | SAR ADC multiplexer bus   |
| SC/CT             | switched capacitor/continuous time                              |
| SCB               | serial communication block                                      |
| SCL               | I <sup>2</sup> C serial clock                                   |
| SD                | Secured Digital   |
| SDA               | l <sup>2</sup> C serial data                                    |
| SDHC              | Secured Digital host controller                                 |
| SDR               | single data rate  |
| Sflash            | supervisory flash   |
| SHA               | secure hash algorithm   |
| SINAD             | signal to noise and distortion ratio                            |

| Acronym | Description   |
|---------|---|
| SMPU    | shared memory protection unit   |
| SNR     | signal-to-noise ration  |
| SOF     | start of frame  |
| SONOS   | silicon-oxide-nitride-oxide-silicon, a flash memory technology            |
| SPI     | Serial Peripheral Interface, a communications protocol                    |
| SRAM    | static random access memory   |
| SROM    | supervisory read-only memory  |
| SRSS    | system resources subsystem  |
| SWD     | serial wire debug, a test protocol  |
| SWJ     | serial wire JTAG  |
| SWO     | single wire output  |
| SWV     | single-wire viewer  |
| TCPWM   | timer, counter, pulse-width modulator                                     |
| TDM     | time division multiplexed   |
| THD     | total harmonic distortion   |
| TQFP    | thin quad flat package  |
| TRM     | technical reference manual  |
| TRNG    | true random number generator  |
| ТХ      | transmit  |
| UART    | universal asynchronous transmitter receiver, a<br>communications protocol |
| UDB     | universal digital block   |
| ULP     | ultra-low power   |
| USB     | Universal Serial Bus  |
| WCO     | watch crystal oscillator  |
| WDT     | watchdog timer  |
| WIC     | wakeup interrupt controller   |
| WLCSP   | wafer level chip scale package  |
| XIP     | execute-in-place  |
| XRES    | external reset input pin  |



# **Document Conventions**

## **Units of Measure**

## Table 58. Units of Measure

| Symbol | Unit of Measure        |
|--------|------------------------|
| °C     | degrees Celsius        |
| dB     | decibel                |
| fF     | femto farad            |
| Hz     | hertz                  |
| KB     | 1024 bytes             |
| kbps   | kilobits per second    |
| khr    | kilohour               |
| kHz    | kilohertz              |
| kΩ     | kilo ohm               |
| ksps   | kilosamples per second |
| LSB    | least significant bit  |
| Mbps   | megabits per second    |
| MHz    | megahertz              |
| MΩ     | mega-ohm               |
| Msps   | megasamples per second |
| μA     | microampere            |
| μF     | microfarad             |

| Symbol | Unit of Measure      |  |  |
|--------|----------------------|--|--|
| μH     | microhenry           |  |  |
| μs     | microsecond          |  |  |
| μV     | microvolt            |  |  |
| μW     | microwatt            |  |  |
| mA     | milliampere          |  |  |
| ms     | millisecond          |  |  |
| mV     | millivolt            |  |  |
| nA     | nanoampere           |  |  |
| ns     | nanosecond           |  |  |
| nV     | nanovolt             |  |  |
| W      | ohm                  |  |  |
| pF     | picofarad            |  |  |
| ppm    | parts per million    |  |  |
| ps     | picosecond           |  |  |
| s      | second               |  |  |
| sps    | samples per second   |  |  |
| sqrtHz | square root of hertz |  |  |
| V      | volt                 |  |  |

#### Table 58. Units of Measure (continued)



# **Revision History**

| Description Title: PSoC 6 MCU: CY8C61x4 Datasheet<br>Document Number: 002-33480 |         |                    |  |  |  |
|---|---------|--------------------|--|--|--|
| Revision  | ECN     | Submission<br>Date | Description of Change  |  |  |
| **  | 7167054 | 06/22/2021         | New datasheet.   |  |  |
| *A  | 7209916 | 08/04/2021         | Removed the errata section.<br>Updated values for SIDHIB2, SID13, SID14, SID17A, SID15, SIDP122, SIDP123, and<br>SID313_3A.  |  |  |
| *В  | 7269159 | 09/01/2021         | Added extended industrial temperature specs in Opamp Specifications, Temperature Sensor Specifications, and IMO AC Specifications.<br>Added extended industrial temperature MPNs in Ordering Information   |  |  |
| *C  | 7452981 | 11/26/2021         | Updated the analog subsystem diagram.<br>Updated CPU current values in Features.<br>Added note regarding unused USB pins in USB Full-Speed Device Interface, Power Supply<br>Considerations, and Pinouts.<br>Updated SIDC1 description.<br>Updated details/conditions for SID7A.<br>Updated SID325U, SID328, and SID329 description.<br>Updated Figure 17. |  |  |
| *D  | 7750278 | 04/12/2022         | Updated eFuse description in the Memory section.   |  |  |
| *E  | 7789060 | 10/18/2022         | Added device identification and revision information in Features.<br>Added spec SID304P.<br>Updated PLL Specifications and Clock System.<br>Updated Protection Units.  |  |  |



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| Microcontrollers                                      | cypress.com/mcu        |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

## **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation,2021-2022. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In events and described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable,

Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.