


# CYRF69213

# PRoC<sup>™</sup> LP Features

- Single Device, Two Functions
  - 8-bit, Flash based USB peripheral MCU function and 2.4 GHz radio transceiver function in a single device
- Flash-based Microcontroller Function
  - M8C based 8-bit CPU, optimized for Human Interface Devices (HID) applications
  - 256 Bytes of SRAM
  - 8 Kbytes of Flash memory with EEPROM emulation
  - In-System reprogrammable through D+/D- pins.
  - 16-bit free running timer
  - Low power wake up timer
  - 12-bit Programmable Interval Timer with interrupts
  - Watchdog timer
- Industry-Leading 2.4 GHz Radio Transceiver Function
- Operates in the unlicensed worldwide Industrial, Scientific and Medical (ISM) band (2.4 GHz–2.483 GHz)
- DSSS data rates of up to 250 Kbps
- GFSK data rate of 1 Mbps
- -97 dBm receive sensitivity
- Programmable output power of up to +4 dBm
- Auto Transaction Sequencer (ATS)
- Framing CRC and Auto ACK

# Programmable Radio on Chip Low Power

- Received Signal Strength Indication (RSSI)
- Automatic Gain Control (AGC)
- Component Reduction
  - Integrated 3.3V regulator
  - Integrated pull up on D-
- GPIOs that require no external components
- Operates off a single crystal
- Flexible I/O
  - High current drive on GPIO pins. Configurable 8-mA or 50-mA/pin current sink on designated pins
  - Each GPIO pin supports high-impedance inputs, configurable pull up, open-drain output, CMOS/TTL inputs and CMOS output
  - Maskable intrrupts on all I/O pins
- USB Specification Compliance
  - Conforms to USB Specification Version 2.0
  - Conforms to USB HID Specification Version 1.1
  - Supports one Low Speed USB device address
  - Supports one control endpoint and two data end points
     Integrated USB Transceiver
- Operating voltage from 4.0V to 5.5V DC
- Operating temperature from 0 to 70°C
- Lead-free 40-lead QFN package
- Advanced development tools based on Cypress's  $\mathsf{PSoC}^{\textcircled{R}}$  Tools



Cypress Semiconductor Corporation Document #: 001-07552 Rev. \*B 198 Champion Court

•

San Jose, CA 95134-1709 Revised February 20, 2007



# Applications

The CYRF69213 PRoC LP Low Speed is targeted for the following applications:

- USB Bridge for Human Interface Devices (HID)
- Wireless mice
- Wireless keyboards
- Remote controls
- Gaming applications
- USB Bridge for General Purpose Applications
- Consumer electronics
- Industrial applications
- White goods
- Home automation
- Personal health

# **Functional Description**

PRoC LP devices are integrated radio and microcontroller functions in the same package to provide a dual-role single-chip solution.

Communication between the microcontroller and the radio is via the SPI interface between both functions.

# **Functional Overview**

The CYRF69213 is a complete Radio System-on-Chip device, providing a complete RF system solution with a single device and a few discrete components. The CYRF69213 is designed to implement low-cost wireless systems operating in the worldwide 2.4-GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz–2.4835 GHz).

#### 2.4 GHz Radio Function

The radio meets the following world-wide regulatory requirements:

- Europe
- ETSI EN 301 489-1 V1.4.1
- ETSI EN 300 328-1 V1.3.1
- North America
  - FCC CFR 47 Part 15
- Japan
  - ARIB STD-T66

#### **Data Transmission Modes**

The radio supports four different data transmission modes:

- In GFSK mode, data is transmitted at 1 Mbps without any DSSS
- In 8DR mode, 1 byte is encoded in each PN code symbol transmitted
- In DDR mode, 2 bits are encoded in each PN code symbol transmitted
- In SDR mode, a single bit is encoded in each PN code symbol transmitted

Both 64-chip and 32-chip data PN codes are supported. The four data transmission modes apply to the data after the Start of Packet (SOP). In particular, the packet length, data and CRC are all sent in the same mode.

#### **USB Microcontroller Function**

The microcontroller function is based on the powerful CYRF69213 microcontroller. It is an 8-bit Flash programmable microcontroller with integrated low speed USB interface.

The microcontroller has up to 14 GPIO pins to support USB, PS/2 and other applications. Each GPIO port supports high-impedance inputs, configurable pull up, open drain output, CMOS/TTL inputs and CMOS output. Up to two pins support programmable drive strength of up to 50 mA. Additionally each I/O pin can be used to generate a GPIO interrupt to the microcontroller. Each GPIO port has its own GPIO interrupt vector with the exception of GPIO Port 0.

The microcontroller features an internal oscillator. With the presence of USB traffic, the internal oscillator can be set to precisely tune to USB timing requirements (24 MHz  $\pm$  1.5%).

The PRoC LP has up to 8 Kbytes of Flash for user's firmware code and up to 256 bytes of RAM for stack space and user variables.

The PRoC LP includes a Watchdog timer, a vectored interrupt controller, a 12-bit programmable interval timer with configurable 1-ms interrupt and a 16-bit free running timer with capture registers.




# Pinout

Pin	Name	Function
1	P0.4	Individually configured GPIO
2	Xtal_in	12 MHz Crystal. External Clock in
3, 7, 16	V <sub>CC</sub>	Connected to pin 24 via 0.047-µF Capacitor.
4	P0.3	Individually configured GPIO
5	P0.1	Individually configured GPIO
6, 9, 39	V <sub>bat</sub>	Connected to pin 24 via 0.047-µFshunt capacitor
8	P2.1	GPIO. Port 2 Bit 1
10	RF Bias	RF pin voltage reference
11	RF <sub>p</sub>	Differential RF input to/from antenna
12	GND	Ground
13	RF <sub>n</sub>	Differential RF to/from antenna
14, 17, 18, 20, 36	NC	
15	P2.0	GPIO. Port 2 Bit 0
19	RESV	Reserved. Must connect to GND
21	D+	Low-speed USB IO
22	D-	Low-speed USB IO
23	V <sub>DD_micro</sub>	4.0-5.5 for 12 MHz CPU/4.75-5.5 for 24 MHz CPU
24	P1.2 / V <sub>REG</sub>	Must be configured as 3.3V output. It must have a 1–2 $\mu$ F output capacitor
25	P1.3 / nSS	Slave select SPI Pin
26	P1.4 / SCK	Serial Clock Pin from MCU function to radio function
27	IRQ	Interrupt output, configure high/low or GPIO
28	P1.5 / MOSI	Master Out Slave In.
29	MISO	Master In Slave Out, from radio function.Can be configured as GPIO
30	XOUT	Bufferd CLK, PACTL_n or GPIO
31	PACTL	Control for external PA or GPIO
32	P1.6	GPIO. Port 1 Bit 6
33	V <sub>IO</sub>	I/O interface voltage. Connected to pin 24 via 0.047 $\mu$ F
34	Reset	Radio Reset. Connected to $V_{DD}$ via 0.47 $\mu$ F Capacitor or to microcontroller GPIO pin. Must have a RESET = HIGH event the very first time power is applied to the radio otherwise the state of the radio function control registers is unknown.
35	P1.7	GPIO. Port 1 Bit 7
36	V <sub>DD_1.8</sub>	Regulated logic bypass. Connected via 0.47 µF to GND
37	L/D	Connected to GND
38	P0.7	GPIO. Port 0 Bit 7
40	V <sub>reg</sub>	Connected to pin 24
41	E-pad	Connected to GND



# **Pinout Diagram**



# Figure 1. Pinout

# **PRoC LP Functional Overview**

The SoC is designed to implement wireless device links operating in the worldwide 2.4-GHz ISM frequency band. It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.41, ETSI EN 300 328-1 V1.3.1 (Europe), FCC CFR 47 Part 15 (USA and Industry Canada) and TELEC ARIB\_T66\_March, 2003 (Japan).

The SoC contains a 2.4-GHz 1-Mbps GFSK radio transceiver, packet data buffering, packet framer, DSSS baseband controller, Received Signal Strength Indication (RSSI), and SPI interface for data transfer and device configuration.

The radio supports 98 discrete 1-MHz channels (regulations may limit the use of some of these channels in certain jurisdictions). In DSSS modes the baseband performs DSSS spreading/despreading, while in GFSK Mode (1 Mb/s - GFSK) the baseband performs Start of Frame (SOF), End of Frame (EOF) detection and CRC16 generation and checking. The baseband may also be configured to automatically transmit Acknowledge (ACK) handshake packets whenever a valid packet is received.

When in receive mode, with packet framing enabled, the device is always ready to receive data transmitted at any of the supported bit rates, except SDR, enabling the implementation of mixed-rate systems in which different devices use different data rates. This also enables the implementation of dynamic data rate systems, which use high data rates at shorter distances and/or in a low-moderate interference environment,

and change to lower data rates at longer distances and/or in high interference environments.

The MCU function is an 8-bit Flash-programmable microcontroller with integrated low-speed USB interface. The instruction set has been optimized specifically for USB operations, although it can be used for a variety of other embedded applications.

The MCU function has up to eight Kbytes of Flash for user's code and up to 256 bytes of RAM for stack space and user variables.

In addition, the MCU function includes a Watchdog timer, a vectored interrupt controller, a 16-bit Free-Running Timer, and 12-bit Programmable Interrupt Timer.

The MCU function supports in-system programming by using the D+ and D– pins as the serial programming mode interface. The programming protocol is not USB.

#### **Backward Compatibility**

The CYRF69213 IC is fully interoperable with the main modes of other Cypress radios CYWUSB6934 and CYRF6936. The 62.5-kbps mode is supported by selecting 32-chip DATA\_CODE\_ADR codes, DDR mode, and disabling the SOP, length, and CRC16 fields. Similarly, the 15.675-kHz mode is supported by selecting 64-chip DATA\_CODE\_ADR codes and SDR mode.

In this way, a suitably configured CYRF69213 IC device may transmit data to and/or receive data from a first generation device.



# **Functional Block Overview**

All the blocks that make up the PRoC LP are presented here.

# 2.4-GHz Radio

The radio transceiver is a dual conversion low IF architecture optimized for power and range/robustness. The radio employs channel-matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides up to +4 dBm transmit power, with an output power control range of 34 dB in 7 steps. The supply current of the device is reduced as the RF output power is reduced.

PA Setting	Typical Output Power (dBm)
7	+4
6	0
5	-5
4	-10
3	-15
2	-20
1	-25
0	-30

# **Frequency Synthesizer**

Before transmission or reception may commence, it is necessary for the frequency synthesizer to settle. The settling time varies depending on channel; 25 fast channels are provided with a maximum settling time of 100  $\mu$ s.

The 'fast channels' (<100- $\mu$ s settling time) are every third frequency, starting at 2400 MHz up to and including 2472 MHz (for example, 0,3,6,9......69 & 72).

# **Baseband and Framer**

The baseband and framer blocks provide the DSSS encoding and decoding, SOP generation and reception and CRC16 generation and checking, as well as EOP detection and length field.

# Data Rates and Data Transmission Modes

The SoC supports four different data transmission modes:

- In GFSK mode, data is transmitted at 1 Mbps, without any DSSS.
- In 8DR mode, 8 bits are encoded in each DATA\_CODE\_ADR derived code symbol transmitted.
- In DDR mode, 2-bits are encoded in each DATA\_CODE\_ADR derived code symbol transmitted. (As in the CYWUSB6934 DDR mode).
- In SDR mode, 1 bit is encoded in each DATA\_CODE\_ADR derived code symbol transmitted. (As in the CYWUSB6934 standard modes.)

Both 64-chip and 32-chip DATA\_CODE\_ADR codes are supported. The four data transmission modes apply to the data after the SOP. In particular the length, data, and CRC16 are all

sent in the same mode. In general, lower data rates reduces packet error rate in any given environment.

By combining the DATA\_CODE\_ADR code lengths and data transmission modes described above, the CYRF69213 IC supports the following data rates:

- 1000-kbps (GFSK)
- 250-kbps (32-chip 8DR)
- 125-kbps (64-chip 8DR)
- 62.5-kbps (32-chip DDR)
- 31.25-kbps (64-chip DDR)
- 15.625-kbps (64-chip SDR)

Lower data rates typically provide longer range and/or a more robust link.

#### Link Layer Modes

The CYRF69213 IC device supports the following data packet framing features:

**SOP** – Packets begin with a 2-symbol Start of Packet (SOP) marker. This is required in GFSK and 8DR modes, but is optional in DDR mode and is not supported in SDR mode; if framing is disabled then an SOP event is inferred whenever two successive correlations are detected. The SOP\_CODE\_ADR code used for the SOP is different from that used for the 'body' of the packet, and if desired may be a different length. SOP must be configured to be the same length on both sides of the link.

**EOP** – There are two options for detecting the end of a packet. If SOP is enabled, then a packet length field may be enabled. GFSK and 8DR must enable the length field. This is the first 8 bits after the SOP symbol, and is transmitted at the payload data rate. If the length field is enabled, an End of Packet (EOP) condition is inferred after reception of the number of bytes defined in the length field, plus two bytes for the CRC16 (if enabled—see below). The alternative to using the length field is to infer an EOP condition from a configurable number of successive non-correlations; this option is not available in GFSK mode and is only recommended when using SDR mode.

**CRC16** – The device may be configured to append a 16-bit CRC16 to each packet. The CRC16 uses the USB CRC polynomial with the added programmability of the seed. If enabled, the receiver will verify the calculated CRC16 for the payload data against the received value in the CRC16 field. The starting value for the CRC16 calculation is configurable, and the CRC16 transmitted may be calculated using either the loaded seed value or a zero seed; the received data CRC16 will be checked against both the configured and zero CRC16 seeds.


CRC16 detects the following errors:

- · Any one bit in error
- Any two bits in error (no matter how far apart, which column, and so on)
- Any odd number of bits in error (no matter where they are)
- · An error burst as wide as the checksum itself

Figure 2 shows an example packet with SOP, CRC16 and lengths fields enabled.



#### Figure 2. Example Default Packet Format



#### **Packet Buffers**

Packet data and configuration registers are accessed through the SPI interface. All configuration registers are directly addressed through the address field in the SPI packet. Configuration registers are provided to allow configuration of DSSS PN codes, data rate, operating mode, interrupt masks, interrupt status, and others.

#### Packet Buffers

All data transmission and reception uses the 16-byte packet buffers—one for transmission and one for reception.

The transmit buffer allows a complete packet of up to 16 bytes of payload data to be loaded in one burst SPI transaction, and then transmitted with no further MCU intervention. Similarly, the receive buffer allows an entire packet of payload data up to 16 bytes to be received with no firmware intervention required until packet reception is complete.

The CYRF69213 IC supports packet length of up to 40 bytes; interrupts are provided to allow an MCU to use the transmit and receive buffers as FIFOs. When transmitting a packet longer than 16 bytes, the MCU can load 16 bytes initially, and add further bytes to the transmit buffer as transmission of data creates space in the buffer. Similarly, when receiving packets longer than 16 bytes, the MCU function must fetch received data from the FIFO periodically during packet reception to prevent it from overflowing.

#### Auto Transaction Sequencer (ATS)

The CYRF69213 IC provides automated support for transmission and reception of acknowledged data packets.

When transmitting a data packet, the device automatically starts the crystal and synthesizer, enters transmit mode, transmits the packet in the transmit buffer, and then automatically switches to receive mode and waits for a handshake packet—and then automatically reverts to sleep mode or idle mode when either an ACK packet is received, or a timeout period expires.

Similarly, when receiving in transaction mode, the device waits in receive mode for a valid packet to be received, then automatically transitions to transmit mode, transmits an ACK packet, and then switches back to receive mode to await the next packet. The contents of the packet buffers are not affected by the transmission or reception of ACK packets.

In each case, the entire packet transaction takes place without any need for MCU firmware action; to transmit data the MCU simply needs to load the data packet to be transmitted, set the length, and set the TX GO bit. Similarly, when receiving packets in transaction mode, firmware simply needs to retrieve

Below are the requirements for the crystal to be directly

the fully received packet in response to an interrupt request indicating reception of a packet.

#### Interrupts

The radio function provides an interrupt (IRQ) output, which is configurable to indicate the occurrence of various different events. The IRQ pin may be programmed to be either active high or active low, and be either a CMOS or open drain output. The IRQ pin can be multiplexed on the SPI if routed to an external pin.

The radio function features three sets of interrupts: transmit, receive, and system interrupts. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in receive mode all transmit interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

If more than one radio interrupt is enabled at any time, it is necessary to read the relevant status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate status register. It is therefore possible to use the devices without making use of the IRQ pin by polling the status register(s) to wait for an event, rather than using the IRQ pin.

The microcontroller function supports 23 maskable interrupts in the vectored interrupt controller. Interrupt sources include a USB bus reset, LVR/POR, a programmable interval timer, a 1.024-ms output from the Free Running Timer, three USB endpoints, two capture timers, five GPIO Ports, three GPIO pins, two SPI, a 16-bit free running timer wrap, an internal wake-up timer, and a bus active interrupt. The wake-up timer causes periodic interrupts when enabled. The USB endpoints interrupt after a USB transaction complete is on the bus. The capture timers interrupt whenever a new timer value is saved due to a selected GPIO edge event. A total of eight GPIO interrupts support both TTL or CMOS thresholds. For additional flexibility, on the edge sensitive GPIO pins, the interrupt polarity is programmable to be either rising or falling.

#### Clocks

The radio function has a 12-MHz crystal (30-ppm or better) directly connected between XTAL and GND without the need for external capacitors. A digital clock out function is provided, with selectable output frequencies of 0.75, 1.5, 3, 6, or 12 MHz. This output may be used to clock an external micro-controller (MCU) or ASIC. This output is enabled by default, but may be disabled.

connected to XTAL pin and GND:

www.DataSheet4U.com



- Nominal Frequency: 12 MHz
- Operating Mode: Fundamental Mode
- Resonance Mode: Parallel Resonant
- Frequency Initial Stability: ±30 ppm
- Series Resistance: <60 ohms
- Load Capacitance: 10 pF
- Drive Level: 10  $\mu$ W–100  $\mu$ W

The MCU function features an internal oscillator. With the presence of USB traffic, the internal oscillator can be set to precisely tune to USB timing requirements (24 MHz  $\pm$ 1.5%). The clock generator provides the 12-MHz and 24-MHz clocks that remain internal to the microcontroller.

#### **GPIO Interface**


The MCU function features up to 20 general-purpose I/O (GPIO) pins to support USB, PS/2, and other applications. The I/O pins are grouped into five ports (Port 0 to 4). The pins on Port 0 and Port 1 may each be configured individually while the pins on Ports 2, 3, and 4 may only be configured as a group. Each GPIO port supports high-impedance inputs, configurable pull up, open drain output, CMOS/TTL inputs, and CMOS output with up to five pins that support programmable drive strength of up to 50-mA sink current. GPIO Port 1 features four pins that interface at a voltage level of 3.3 volts. Additionally, each I/O pin can be used to generate a GPIO interrupt to the microcontroller. Each GPIO port 0. GPIO Port 0 has three dedicated pins that have independent interrupt vectors (P0.2–P0.4).

#### Power-On Reset/Low-Voltage Detect

The power-on reset circuit detects logic when power is applied to the device, resets the logic to a known state, and begins executing instructions at Flash address 0x0000. When power falls below a programmable trip voltage, it generates reset or may be configured to generate interrupt. There is a low-voltage detect circuit that detects when  $V_{CC}$  drops below a programmable trip voltage. It may be configurable to generate an LVD interrupt to inform the processor about the low-voltage event. POR and LVD share the same interrupt. There is not a separate interrupt for each. The Watchdog timer can be used to ensure the firmware never gets stalled in an infinite loop.

#### **Power Management**

The device draws its power supply from the USB V<sub>bus</sub> line. The V<sub>bus</sub> supplies power to the MCU function, which has an internal 3.3 V regulator. This 3.3 V is supplied to the radio function via P1.2/V<sub>REG</sub> after proper filtering as shown in Figure 3.



#### Figure 3. Power Management From Internal Regulator

#### Timers

The free-running 16-bit timer provides two interrupt sources: the programmable interval timer with  $1-\mu$ s resolution and the 1.024-ms outputs. The timer can be used to measure the duration of an event under firmware control by reading the timer at the start and at the end of an event, then calculating the difference between the two values.

#### **USB** Interface

The MCU function includes an integrated USB serial interface engine (SIE) that allows the chip to easily interface to a USB host. The hardware supports one USB device address with three endpoints.

# Low Noise Amplifier (LNA) and Received Signal Strength Indication (RSSI)

The gain of the receiver may be controlled directly by clearing the AGC EN bit and writing to the Low Noise Amplifier (LNA) bit of the RX\_CFG\_ADR register. When the LNA bit is cleared, the receiver gain is reduced by approximately 20 dB, allowing accurate reception of very strong received signals (for example when operating a receiver very close to the transmitter). An additional 20 dB of receiver attenuation can be added by setting the Attenuation (ATT) bit; this allows data reception to be limited to devices at very short ranges. Disabling AGC and enabling LNA is recommended unless receiving from a device using external PA.

The RSSI register returns the relative signal strength of the on-channel signal power.

When receiving, the device may be configured to automatically measure and store the relative strength of the signal being received as a 5-bit value. When enabled, an RSSI reading is taken and may be read through the SPI interface.

www.DataSheet4U.com




An RSSI reading is taken automatically when the start of a packet is detected. In addition, a new RSSI reading is taken every time the previous reading is read from the RSSI register, allowing the background RF energy level on any given channel to be easily measured when RSSI is read when no signal is being received. A new reading can occur as fast as once every 12  $\mu$ s.

# **SPI Interface**

The SPI interface between the MCU function and the radio function is a 3-wire SPI Interface. The three pins are MOSI (Master Out Slave In), SCK (Serial Clock), SS (Slave Select). There is an alternate 4-wire MISO Interface that requires the connection of two external pins. The SPI interface is controlled by configuring the SPI Configure Register (SICR Address: 0x3D).

#### 3-Wire SPI Interface

The radio function receives a clock from the MCU function on the SCK pin. The MOSI pin is multiplexed with the MISO pin. Bidirectional data transfer takes place between the MCU function and the radio function through this multiplexed MOSI pin. When using this mode the user firmware should ensure that the MOSI pin on the MCU function is in a high impedance state, except when the MCU is actively transmitting data. Firmware must also control the direction of data flow and switch directions between MCU function and radio function by setting the SWAP bit [Bit 7] of the SPI Configure Register. The SS pin is asserted prior to initiating a data transfer between the MCU function and the radio function. The IRQ function may be optionally multiplexed with the MOSI pin; when this option is enabled the IRQ function is not available while the SS pin is low. When using this configuration, user firmware should ensure that the MOSI function on MCU function is in a high-impedance state whenever SS is high.




# Figure 4. 3-Wire SPI Mode

# 4-Wire SPI Interface

The 4-wire SPI communications interface consists of MOSI, MISO, SCK, and SS.

The device receives SCK from the MCU function on the SCK pin. Data from the MCU function is shifted in on the MOSI pin. Data to the MCU function is shifted out on the MISO pin. The active low SS pin must be asserted for the two functions to communicate. The IRQ function may be optionally multiplexed with the MOSI pin; when this option is enabled the IRQ function is not available while the SS pin is low. When using this configuration, user firmware should ensure that the MOSI function on MCU function is in a high-impedance state whenever SS is high.



This connection is external to the PRoC LP Chip

# **SPI** Communication and Transactions

The SPI transactions can be single byte or multi-byte. The MCU function initiates a data transfer through a Command/Address byte. The following bytes are data bytes. The SPI transaction format is shown in Figure 6.

The DIR bit specifies the direction of data transfer. 0 = Master reads from slave. 1 = Master writes to slave.

The INC bit helps to read or write consecutive bytes from contiguous memory locations in a single burst mode operation.

If Slave Select is asserted and INC = 1, then the master MCU function reads a byte from the radio, the address is incremented by a byte location, and then the byte at that location is read, and so on.

If Slave Select is asserted and INC = 0, then the MCU function reads/writes the bytes in the same register in burst mode, but if it is a register file then it reads/writes the bytes in that register file.

The SPI interface between the radio function and the MCU is not dependent on the internal 12-MHz oscillator of the radio. Therefore, radio function registers can be read from or written into while the radio is in sleep mode.

# **SPI IO Voltage References**

The SPI interfaces between MCU function and the radio and the IRQ and RST have a separate voltage reference  $\rm V_{IO},$  enabling the radio function to directly interface with the MCU



function, which operates at higher supply voltage. The internal SPIO pins between the MCU function and radio function should be connected with a regulated voltage of 3.3V (by setting [bit4] of Registers P13CR, P14CR, P15CR, and P16CR of the MCU function) and the internal 3.3V regulator of the MCU function should be turned on.

#### **SPI Connects to External Devices**

The three SPI wires, MOSI, SCK, and SS are also drawn out of the package as external pins to allow the user to interface their own external devices (such as optical sensors and others) through SPI. The radio function also has its own SPI wires MISO and IRQ, which can be used to send data back to the MCU function or send an interrupt request to the MCU function. They can also be configured as GPIO pins.

#### Figure 6. SPI Transaction Format

			Byte 1	Byte 1+N		
Bit#	7	6	[5:0]	[7:0]		
Bit Name	DIR	INC	Address	Data		

# **CPU Architecture**

This family of microcontrollers is based on a high-performance, 8-bit, Harvard-architecture microprocessor. Five registers control the primary operation of the CPU core. These registers are affected by various instructions, but are not directly accessible through the register space by the user.

#### Table 2. CPU Registers and Register Names

Register	Register Name
Flags	CPU_F
Program Counter	CPU_PC
Accumulator	CPU_A
Stack Pointer	CPU_SP
Index	CPU_X

The 16-bit Program Counter Register (CPU\_PC) allows for direct addressing of the full eight Kbytes of program memory space.

The Accumulator Register (CPU\_A) is the general-purpose register that holds the results of instructions that specify any of the source addressing modes.

The Index Register (CPU\_X) holds an offset value that is used in the indexed addressing modes. Typically, this is used to address a block of data within the data memory space.

The Stack Pointer Register (CPU\_SP) holds the address of the current top-of-stack in the data memory space. It is affected by the PUSH, POP, LCALL, CALL, RETI, and RET instructions, which manage the software stack. It can also be affected by the SWAP and ADD instructions.

The Flag Register (CPU\_F) has three status bits: Zero Flag bit [1]; Carry Flag bit [2]; Supervisory State bit [3]. The Global Interrupt Enable bit [0] is used to globally enable or disable interrupts. The user cannot manipulate the Supervisory State status bit [3]. The flags are affected by arithmetic, logic, and shift operations. The manner in which each flag is changed is dependent upon the instruction being executed (for example, AND, OR, XOR). See Table 19.

# **CPU Registers**

**Flags Register** 

The Flags Register can only be set or reset with logical instruction.

### Table 3. CPU Flags Register (CPU\_F) [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved			XIO	Super	Carry	Zero	Global IE
Read/Write	-	-	-	R/W	R	RW	RW	RW
Default	0	0	0	0	0	0	1	0



# Table 3. CPU Flags Register (CPU\_F) [R/W]

Bits 7:5	Reserved
Bit 4	XIO Set by the user to select between the register banks 0 = Bank 0 1 = Bank 1
Bit 3	Super Indicates whether the CPU is executing user code or Supervisor Code. (This code cannot be accessed directly by the user.) 0 = User Code 1 = Supervisor Code
Bit 2	Carry Set by CPU to indicate whether there has been a carry in the previous logical/arithmetic operation 0 = No Carry 1 = Carry
Bit 1	Zero Set by CPU to indicate whether there has been a zero result in the previous logical/arithmetic operation 0 = Not Equal to Zero 1 = Equal to Zero
Bit 0	Global IE Determines whether all interrupts are enabled or disabled 0 = Disabled 1 = Enabled
Note CPU clear the C	_F register is only readable with explicit register address 0xF7. The OR F, expr and AND F, expr instructions must be used to set and PU_F bits

# Accumulator Register

# Table 4. CPU Accumulator Register (CPU\_A)

Bit #	7	6	5	4	3	2	1	0	
Field	CPU Accumulator [7:0]								
Read/Write	-	-	-	-	_	-	-	-	
Default	0	0	0	0	0	0	0	0	
Bits 7:0 CPU Accumulator [7:0] 8-bit data value holds the result of any logical/arithmetic instruction that uses a source addressing mode									

# **Index Register**

# Table 5. CPU X Register (CPU\_X)

Bit #	7	6	5	4	3	2	1	0	
Field	X [7:0]								
Read/Write	-								
Default	0	0	0	0	0	0	0	0	
Bits 7:0 X [7:0] 8-bit data value holds an index for any instruction that uses an indexed addressing mode									

# **Stack Pointer Register**

# Table 6. CPU Stack Pointer Register (CPU\_SP)

Bit #	7	6	5	4	3	2	1	0	
Field		Stack Pointer [7:0]							
Read/Write	—	-	-	-	-	-	-	-	
Default	0	0	0	0	0	0	0	0	



#### Table 6. CPU Stack Pointer Register (CPU\_SP)

Bits 7:0	Stack Pointer [7:0]	
8-bit data v	value holds a pointer to the current top-of-stack	

#### **CPU Program Counter High Register**

#### Table 7. CPU Program Counter High Register (CPU\_PCH)

Bit #	7	6	5	4	3	2	1	0	
Field	Program Counter [15:8]								
Read/Write	-	-	-	-	-	-	-	-	
Default	0	0	0	0	0	0	0	0	
Bits 7:0 Program Counter [15:8] 8-bit data value holds the higher byte of the program counter									

#### **CPU Program Counter Low Register**

#### Table 8. CPU Program Counter Low Register (CPU\_PCL)

Bit #	7	6	5	4	3	2	1	0
Field				Program C	ounter [7:0]			
Read/Write	-	-	—	-	-	-	-	-
Default	0	0	0	0	0	0	0	0
	Bits 7:0 Program Counter [7:0] 3-bit data value holds the lower byte of the program counter							

#### Addressing Modes

Examples of the different addressing modes are discussed in this section and example code is given.

#### Source Immediate

The result of an instruction using this addressing mode is placed in the A register, the F register, the SP register, or the X register, which is specified as part of the instruction opcode. Operand 1 is an immediate value that serves as a source for the instruction. Arithmetic instructions require two sources. Instructions using this addressing mode are two bytes in length.

#### Table 9. Source Immediate

	Оро	code	Operand 1
Instruction			Immediate Value
Exam	ples		
ADD	Α,	7	;In this case, the immediate value ;of 7 is added with the Accumulator, ;and the result is placed in the ;Accumulator.
MOV	Х,	8	;In this case, the immediate value ;of 8 is moved to the X register.
AND	F,	9	;In this case, the immediate value ;of 9 is logically ANDed with the F ;register and the result is placed ;in the F register.

#### **Source Direct**

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is an address that points to a location in either the RAM memory space or the register space that is the source for the instruction. Arithmetic instructions require two sources; the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

#### **Table 10.Source Direct**

	Орс	ode	Operand 1
Instruction			Source Address
Exam	ples		
ADD	Α,	[7]	;In this case, the value in ;the RAM memory location at ;address 7 is added with the ;Accumulator, and the result ;is placed in the Accumulator.
MOV	Х,	REG[8]	;In this case, the value in ;the register space at address ;8 is moved to the X register.

#### Source Indexed

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is



specified as part of the instruction opcode. Operand 1 is added to the X register forming an address that points to a location in either the RAM memory space or the register space that is the source for the instruction. Arithmetic instructions require two sources; the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

#### Table 11.Source Indexed

Opcode	Operand 1
Instruction	Source Index

#### Examples

ADD	Α,	[X+7]	<pre>;In this case, the value in ;the memory location at ;address X + 7 is added with ;the Accumulator, and the ;result is placed in the ;Accumulator.</pre>
MOV	Х,	REG[X+8]	;In this case, the value in ;the register space at ;address X + 8 is moved to ;the X register.

#### **Destination Direct**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is an address that points to the location of the result. The source for the instruction is either the A register or the X register, which is specified as part of the instruction opcode. Arithmetic instructions require two sources; the second source is the location specified by Operand 1. Instructions using this addressing mode are two bytes in length.

#### **Table 12.Destination Direct**

Opcode	Operand 1
Instruction	Destination Address

#### Examples

ADD	[7],	A	<pre>;In this case, the value in ;the memory location at ;address 7 is added with the ;Accumulator, and the result ;is placed in the memory ;location at address 7. The ;Accumulator is unchanged.</pre>
MOV	REG[8],	A	;In this case, the Accumula- ;tor is moved to the regis- ;ter space location at ;address 8. The Accumulator ;is unchanged.

#### **Destination Indexed**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is added to the X register forming the address that points to the location of the result. The source for the instruction is the A register. Arithmetic instructions require two sources; the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are two bytes in length.

#### Table 13.Destination Indexed

Opcode	Operand 1
Instruction	Destination Index

#### Example

ADD	[X+7],	A	;In this case, the value in the ;memory location at address X+7
			; is added with the Accumulator, ; and the result is placed in
			<pre>;the memory location at address ;x+7. The Accumulator is ;unchanged.</pre>

#### **Destination Direct Source Immediate**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources; the second source is the location specified by Operand 1. Instructions using this addressing mode are three bytes in length.

#### Table 14.Destination Direct Immediate

Opcode	Operand 1	Operand 2
Instruction	Destination Address	Immediate Value

#### Examples

ADD	[7],	5	;In this case, value in the mem- ;ory location at address 7 is ;added to the immediate value of ;5, and the result is placed in ;the memory location at address 7.
MOV	REG[8],	б	;In this case, the immediate ;value of 6 is moved into the ;register space location at ;address 8.

#### **Destination Indexed Source Immediate**

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is added to the X register to form the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources; the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are three bytes in length.

#### Table 15.Destination Indexed Immediate

Opcode	Operand 1	Operand 2
Instruction	Destination Index	Immediate Value



# Examples

ADD	[X+7],	5	<pre>;In this case, the value in ;the memory location at ;address X+7 is added with ;the immediate value of 5, ;and the result is placed ;in the memory location at ;address X+7.</pre>
MOV	REG[X+8],	6	;In this case, the immedi- ;ate value of 6 is moved ;into the location in the ;register space at ;address X+8.

# Destination Direct Source Direct

The result of an instruction using this addressing mode is placed within the RAM memory. Operand 1 is the address of the result. Operand 2 is an address that points to a location in the RAM memory that is the source for the instruction. This addressing mode is only valid on the MOV instruction. The instruction using this addressing mode is three bytes in length.

# Table 16.Destination Direct Source Direct

Opcode	Operand 1	Operand 2
Instruction	Destination Address	Source Address

#### Example

MOV [7], [8] ;In this case, the value in the ;memory location at address 8 is ;moved to the memory location at ;address 7.

#### **Source Indirect Post Increment**

The result of an instruction using this addressing mode is placed in the Accumulator. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the source of the instruction. The indirect address is incremented as part of the instruction execution. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length. Refer to the *PSoC Designer: Assembly Language User Guide* for further details on MVI instruction.

#### **Table 17.Source Indirect Post Increment**

Opcode	Operand 1
Instruction	Source Address Address
Example	

#### Example

MVI	A,	[8]	;In this case, the value in the
			;memory location at address 8 is
			;an indirect address. The memory
			;location pointed to by the indi-
			;rect address is moved into the
			;Accumulator. The indirect
			;address is then incremented.

#### **Destination Indirect Post Increment**

The result of an instruction using this addressing mode is placed within the memory space. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the destination of the instruction. The indirect address is incremented as part of the instruction execution. The source for the instruction is the Accumulator. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length.

#### **Table 18.Destination Indirect Post Increment**

Opcode	Operand 1
Instruction	Destination Address Address

#### Example

MVI [8], A ;In this case, the value in ;the memory location at ;address 8 is an indirect ;address. The Accumulator is ;moved into the memory loca-;tion pointed to by the indi-;rect address. The indirect ;address is then incremented.



# **Instruction Set Summary**

The instruction set is summarized in Table 19 numerically and serves as a quick reference. If more information is needed, the

Instruction Set Summary tables are described in detail in the *PSoC Designer Assembly Language User Guide* (available on the www.cypress.com web site).

×

 Table 19.Instruction Set Summary Sorted Numerically by Opcode Order<sup>[1, 2]</sup>

 ×

Opcode Hex	Cycles	Bytes	Instruction Format	Flags	Opcode Hex	Cycles	Bytes	Instruction Format	Flags	Opcode Hex	Cycles	Bytes	Instruction Format	Flags
00	15		SSC		2D	8		OR [X+expr], A	Z	5A	5		MOV [expr], X	
01	4		ADD A, expr	C, Z	2E	9	3	OR [expr], expr	Z	5B	4		MOV A, X	Z
02	6		ADD A, [expr]	C, Z	2F	10	3	OR [X+expr], expr	Z	5C	4		MOV X, A	
03	7	2	ADD A, [X+expr]	C, Z	30	9	1			5D	6	2	MOV A, reg[expr]	Z
04	7		ADD [expr], A	C, Z	31	4		XOR A, expr	Z	5E	7		MOV A, reg[X+expr]	Z
05	8	2	ADD [X+expr], A	C, Z	32	6	2	XOR A, [expr]	Z	5F	10		MOV [expr], [expr]	
06	9	3	ADD [expr], expr	C, Z	33	7		XOR A, [X+expr]	Z	60	5		MOV reg[expr], A	
07	10	3	ADD [X+expr], expr	C, Z	34	7		XOR [expr], A	Z	61	6		MOV reg[X+expr], A	
08	4	1	PUSH A		35	8	2	XOR [X+expr], A	Z	62	8	3	MOV reg[expr], expr	
09	4	2	ADC A, expr	C, Z	36	9	3	XOR [expr], expr	Z	63	9	3	MOV reg[X+expr], expr	
0A	6		ADC A, [expr]	C, Z	37	10	3	XOR [X+expr], expr	Z	64	4		ASL A	C, Z
0B	7	2	ADC A, [X+expr]	C, Z	38	5	2	ADD SP, expr		65	7	2	ASL [expr]	C, Z
0C	7	2	ADC [expr], A	C, Z	39	5	2	CMP A, expr		66	8	2	ASL [X+expr]	C, Z
0D	8	2	ADC [X+expr], A	C, Z	ЗA	7	2	CMP A, [expr]		67	4	1	ASR A	C, Z
0E	9	3	ADC [expr], expr	C, Z	3B	8	2	CMP A, [X+expr]	if (A=B) Z=1 if (A <b) c="1&lt;/td"><td>68</td><td>7</td><td>2</td><td>ASR [expr]</td><td>C, Z</td></b)>	68	7	2	ASR [expr]	C, Z
0F	10	3	ADC [X+expr], expr	C, Z	3C	8	3	CMP [expr], expr		69	8	2	ASR [X+expr]	C, Z
10	4	1	PUSH X		3D	9	3	CMP [X+expr], expr		6A	4	1	RLC A	C, Z
11	4	2	SUB A, expr	C, Z	3E	10	2	MVI A, [ [expr]++ ]	Z	6B	7	2	RLC [expr]	C, Z
12	6	2	SUB A, [expr]	C, Z	3F	10	2	MVI [ [expr]++ ], A		6C	8	2	RLC [X+expr]	C, Z
13	7	2	SUB A, [X+expr]	C, Z	40	4	1	NOP		6D	4	1	RRC A	C, Z
14	7	2	SUB [expr], A	C, Z	41	9	3	AND reg[expr], expr	Z	6E	7	2	RRC [expr]	C, Z
15	8	2	SUB [X+expr], A	C, Z	42	10	3	AND reg[X+expr], expr	Z	6F	8	2	RRC [X+expr]	C, Z
16	9	3	SUB [expr], expr	C, Z	43	9	3	OR reg[expr], expr	Z	70	4	2	AND F, expr	C, Z
17	10	3	SUB [X+expr], expr	C, Z	44	10	3	OR reg[X+expr], expr	Z	71	4	2	OR F, expr	C, Z
18	5	1	POP A	Z	45	9	3	XOR reg[expr], expr	Z	72	4	2	XOR F, expr	C, Z
19	4	2	SBB A, expr	C, Z	46	10		XOR reg[X+expr], expr	Z	73	4	1	CPL A	Z
1A	6	2	SBB A, [expr]	C, Z	47	8	3	TST [expr], expr	Z	74	4	1	INC A	C, Z
1B	7	2	SBB A, [X+expr]	C, Z	48	9	3	TST [X+expr], expr	Z	75	4	1	INC X	C, Z
1C	7	2	SBB [expr], A	C, Z	49	9	3	TST reg[expr], expr	Z	76	7	2	INC [expr]	C, Z
1D	8	2	SBB [X+expr], A	C, Z	4A	10	3	TST reg[X+expr], expr	Z	77	8	2	INC [X+expr]	C, Z
1E	9	3	SBB [expr], expr	C, Z	4B	5	1	SWAP A, X	Z	78	4	1	DEC A	C, Z
1F	10	3	SBB [X+expr], expr	C, Z	4C	7	2	SWAP A, [expr]	Z	79	4	1	DEC X	C, Z
20	5	1	POP X		4D	7	2	SWAP X, [expr]		7A	7	2	DEC [expr]	C, Z
21	4	2	AND A, expr	Z	4E	5	1	SWAP A, SP	Z	7B	8	2	DEC [X+expr]	C, Z
22	6	2	AND A, [expr]	Z	4F	4	1	MOV X, SP		7C	13	3	LCALL	
23	7	2	AND A, [X+expr]	Z	50	4	2	MOV A, expr	Z	7D	7	3	LJMP	
24	7	2	AND [expr], A	Z	51	5	2	MOV A, [expr]	Z	7E	10	1	RETI	C, Z
25	8		AND [X+expr], A	Z	52	6		MOV A, [X+expr]	Z	7F	8	1		
26	9	3	AND [expr], expr	Z	53	5	2	MOV [expr], A		8x	5	2	JMP	
27	10		AND [X+expr], expr	Z	54	6		MOV [X+expr], A		9x	11		CALL	
28	11		ROMX	Z	55	8		MOV [expr], expr		Ax	5		JZ	
29	4	2	OR A, expr	Z	56	9		MOV [X+expr], expr		Bx	5		JNZ	
2A	6		OR A, [expr]	Z	57	4		MOV X, expr		Сх	5		JC	
2B	7		OR A, [X+expr]	Z	58	6		MOV X, [expr]		Dx	5		JNC	
2C	7		OR [expr], A	Z	59	7		MOV X, [X+expr]		Ex	7		JACC	
									•	Fx	13	2	INDEX	Z

#### Notes

1. Interrupt routines take 13 cycles before execution resumes at interrupt vector table.

2. The number of cycles required by an instruction is increased by one for instructions that span 256-byte boundaries in the Flash memory space.



# **Memory Organization**

# Flash Program Memory Organization

#### Figure 7. Program Memory Space with Interrupt Vector Table

Address

after reset	
16-bit PC	

Audiess	
0x0000	Program execution begins here after a reset
0x0004	POR/LVD
0x0008	INTO
0x000C	SPI Transmitter Empty
0x0010	SPI Receiver Full
0x0014	GPIO Port 0
0x0018	GPIO Port 1
0x001C	INT1
0x0020	EP0
0x0024	EP1
0x0028	EP2
0x002C	USB Reset
0x0030	USB Active
0x0034	1-ms Interval Timer
0x0038	Programmable Interval Timer
0x003C	Reserved
0x0040	Reserved
0x0044	16-bit Free Running Timer Wrap
0x0048	INT2
0x004C	Reserved
0x0050	GPIO Port 2
0x0054	Reserved
0x0058	Reserved
0x005C	Reserved
0x0060	Reserved
0x0064	Sleep Timer
0x0068	Program Memory begins here (if below interrupts not used,
	program memory can start lower)
0.4555	0 KD and a hans
0x1FFF	8 KB ends here



#### **Data Memory Organization**

The MCU function has 256 bytes of data RAM




Figure 8. Data Memory Organization

#### Flash

This section describes the Flash block of the CYRF69213. Much of the user-visible Flash functionality, including programming and security, are implemented in the M8C Supervisory Read Only Memory (SROM). CYRF69213 Flash has an endurance of 1000 cycles and 10-year data retention.

#### Flash Programming and Security

All Flash programming is performed by code in the SROM. The registers that control the Flash programming are only visible to the M8C CPU when it is executing out of SROM. This makes it impossible to read, write, or erase the Flash by bypassing the security mechanisms implemented in the SROM.

Customer firmware can only program the Flash via SROM calls. The data or code images can be sourced by way of any interface with the appropriate support firmware. This type of programming requires a 'boot-loader'-a piece of firmware resident on the Flash. For safety reasons this boot-loader should not be overwritten during firmware rewrites.

The Flash provides four auxiliary rows that are used to hold Flash block protection flags, boot time calibration values, configuration tables, and any device values. The routines for accessing these auxiliary rows are documented in the SROM section. The auxiliary rows are not affected by the device erase function.

#### In-System Programming

Most designs that include an CYRF69213 part will have a USB connector attached to the USB D+/D- pins on the device. These designs require the ability to program or reprogram a part through these two pins alone.

CYRF69213 device enables this type of in-system programming by using the D+ and D- pins as the serial programming mode interface. This allows an external controller to cause the CYRF69213 part to enter serial programming mode and then to use the test queue to issue Flash access functions in the SROM. The programming protocol is not USB.

# SROM

The SROM holds code that is used to boot the part, calibrate circuitry, and perform Flash operations. (Table 20 lists the SROM functions.) The functions of the SROM may be accessed in normal user code or operating from Flash. The SROM exists in a separate memory space from user code. The SROM functions are accessed by executing the Supervisory System Call instruction (SSC), which has an opcode of 00h. Prior to executing the SSC, the M8C's accumulator needs to be loaded with the desired SROM function code from Table 20. Undefined functions will cause a HALT if called from user code. The SROM functions are executing code with calls; therefore, the functions require stack space. With the exception of Reset, all of the SROM functions have a parameter block in SRAM that must be configured before executing the SSC. Table 21 lists all possible parameter block variables. The meaning of each parameter, with regards to a specific SROM function, is described later in this section.

#### Table 20.SROM Function Codes

Function Code	Function Name	Stack Space
00h	SWBootReset	0
01h	ReadBlock	7
02h	WriteBlock	10
03h	EraseBlock	9
05h	EraseAll	11
06h	TableRead	3
07h	CheckSum	3

Two important variables that are used for all functions are KEY1 and KEY2. These variables are used to help discriminate between valid SSCs and inadvertent SSCs. KEY1 must always have a value of 3Ah, while KEY2 must have the same value as the stack pointer when the SROM function begins execution. This would be the Stack Pointer value when the SSC opcode is executed, plus three. If either of the keys do



not match the expected values, the M8C will halt (with the exception of the SWBootReset function). The following code puts the correct value in KEY1 and KEY2. The code starts with a halt, to force the program to jump directly into the setup code and not run into it.

halt	2			
SSCO	)P:	mov	[KEY1],	3ah
mov	Х,	SP		
mov	A,	Х		
add	A,	3		
mov	ΓKI	EY21.	A	

#### **Table 21.SROM Function Parameters**

Variable Name	SRAM Address
Key1/Counter/Return Code	0,F8h
Key2/TMP	0,F9h
BlockID	0,FAh
Pointer	0,FBh
Clock	0,FCh
Mode	0,FDh
Delay	0,FEh
PCL	0,FFh

The SROM also features Return Codes and Lockouts.

#### Return Codes

Return codes aid in the determination of success or failure of a particular function. The return code is stored in KEY1's position in the parameter block. The CheckSum and TableRead functions do not have return codes because KEY1's position in the parameter block is used to return other data.

#### Table 22.SROM Return Codes

Return Code	Description
00h	Success
01h	Function not allowed due to level of protection on block
02h	Software reset without hardware reset
03h	Fatal error, SROM halted

Read, write, and erase operations may fail if the target block is read or write protected. Block protection levels are set during device programming.

The EraseAll function overwrites data in addition to leaving the entire user Flash in the erase state. The EraseAll function loops through the number of Flash macros in the product, executing the following sequence: erase, bulk program all zeros, erase. After all the user space in all the Flash macros are erased, a second loop erases and then programs each protection block with zeros.

#### **SROM Function Descriptions**

All SROM functions are described in the following sections.

#### SWBootReset Function

The SROM function, SWBootReset, is the function that is responsible for transitioning the device from a reset state to running user code. The SWBootReset function is executed whenever the SROM is entered with an M8C accumulator value of 00h; the SRAM parameter block is not used as an input to the function. This will happen, by design, after a hardware reset, because the M8C's accumulator is reset to 00h or when user code executes the SSC instruction with an accumulator value of 00h. The SWBootReset function will not execute when the SSC instruction is executed with a bad key value and a nonzero function code. A CYRF69213 device will execute the HALT instruction if a bad value is given for either KEY1 or KEY2.

The SWBootReset function verifies the integrity of the calibration data by way of a 16-bit checksum, before releasing the M8C to run user code.

#### ReadBlock Function

The ReadBlock function is used to read 64 contiguous bytes from Flash—a block.

The first thing this function does is to check the protection bits and determine if the desired BLOCKID is readable. If read protection is turned on, the ReadBlock function will exit, setting the accumulator and KEY2 back to 00h. KEY1 will have a value of 01h, indicating a read failure. If read protection is not enabled, the function will read 64 bytes from the Flash using a ROMX instruction and store the results in SRAM using an MVI instruction. The first of the 64 bytes will be stored in SRAM at the address indicated by the value of the POINTER parameter. When the ReadBlock completes successfully, the accumulator, KEY1, and KEY2 will all have a value of 00h.

#### Table 23.ReadBlock Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value, when SSC is executed
BLOCKID	0,FAh	Flash block number
POINTER	0,FBh	First of 64 addresses in SRAM where returned data should be stored

#### WriteBlock Function

The WriteBlock function is used to store data in the Flash. Data is moved 64 bytes at a time from SRAM to Flash using this function. The first thing the WriteBlock function does is to check the protection bits and determine if the desired BLOCKID is writable. If write protection is turned on, the Write-Block function will exit, setting the accumulator and KEY2 back to 00h. KEY1 will have a value of 01h, indicating a write failure. The configuration of the WriteBlock function is straightforward. The BLOCKID of the Flash block, where the data is stored, must be determined and stored at SRAM address FAh.

The SRAM address of the first of the 64 bytes to be stored in Flash must be indicated using the POINTER variable in the parameter block (SRAM address FBh). Finally, the CLOCK



and DELAY values must be set correctly. The CLOCK value determines the length of the write pulse that will be used to store the data in the Flash. The CLOCK and DELAY values are dependent on the CPU speed. Refer to 'Clocking' Section for additional information.

#### **Table 24.WriteBlock Parameters**

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value, when SSC is executed
BLOCKID	0,FAh	8-KB Flash block number (00h–7Fh) 4-KB Flash block number (00h–3Fh) 3-KB Flash block number (00h–2Fh)
POINTER	0,FBh	First of 64 addresses in SRAM, where the data to be stored in Flash is located prior to calling WriteBlock
CLOCK	0,FCh	Clock divider used to set the write pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

#### EraseBlock Function

The EraseBlock function is used to erase a block of 64 contiguous bytes in Flash. The first thing the EraseBlock function does is to check the protection bits and determine if the desired BLOCKID is writable. If write protection is turned on, the EraseBlock function will exit, setting the accumulator and KEY2 back to 00h. KEY1 will have a value of 01h, indicating a write failure. The EraseBlock function is only useful as the first step in programming. Erasing a block will not cause data in a block to be one hundred percent unreadable. If the objective is to obliterate data in a block, the best method is to perform an EraseBlock followed by a WriteBlock of all zeros.

To set up the parameter block for the EraseBlock function, correct key values must be stored in KEY1 and KEY2. The block number to be erased must be stored in the BLOCKID variable and the CLOCK and DELAY values must be set based on the current CPU speed.

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
BLOCKID	0,FAh	Flash block number (00h–7Fh)
CLOCK	0,FCh	Clock divider used to set the erase pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

#### ProtectBlock Function

The CYRF69213 device offers Flash protection on a block-by-block basis. Table 26 lists the protection modes available. In the table, ER and EW are used to indicate the

ability to perform external reads and writes. For internal writes, IW is used. Internal reading is always permitted by way of the ROMX instruction. The ability to read by way of the SROM ReadBlock function is indicated by SR. The protection level is stored in two bits according to Table 26. These bits are bit packed into the 64 bytes of the protection block. Therefore, each protection block byte stores the protection level for four Flash blocks. The bits are packed into a byte, with the lowest numbered block's protection level stored in the lowest numbered bits.

The first address of the protection block contains the protection level for blocks 0 through 3; the second address is for blocks 4 through 7. The 64th byte will store the protection level for blocks 252 through 255.

Mode	Se	ttings	De	Description			Marketing		
00b	SR EF	R EW IV	V Unpro	Unprotected			Unprotected		
01b	SR EI	R EW IV	V Read	Read protect		Factory upgrade			
10b	SR EI	R EW IV	V Disab write	Disable external write			Field upgrade		
11b	SR EI	R EW IV	V Disab write	ole interr	nal	Ful	l protec	tion	
7	6							•	
1	6	5	4	4 3 2		2   1   0		U	
Block	Block n+3 Block		(n+2	n+2 Block n+		1 Block n		ck n	

#### Table 26.Protection Modes

The level of protection is only decreased by an EraseAll, which places zeros in all locations of the protection block. To set the level of protection, the ProtectBlock function is used. This function takes data from SRAM, starting at address 80h, and ORs it with the current values in the protection block. The result of the OR operation is then stored in the protection block. The EraseBlock function does not change the protection level for a block. Because the SRAM location for the protection data is fixed and there is only one protection block per Flash macro, the ProtectBlock function expects very few variables in the parameter block to be set prior to calling the function. The parameter block values that must be set, besides the keys, are the CLOCK and DELAY values.

#### Table 27.ProtectBlock Parameters

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
CLOCK	0,FCh	Clock divider used to set the write pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

#### EraseAll Function

The EraseAll function performs a series of steps that destroy the user data in the Flash macros and resets the protection block in each Flash macro to all zeros (the unprotected state). The EraseAll function does not affect the three hidden blocks above the protection block in each Flash macro. The first of



these four hidden blocks is used to store the protection table for its eight Kbytes of user data.

The EraseAll function begins by erasing the user space of the Flash macro with the highest address range. A bulk program of all zeros is then performed on the same Flash macro, to destroy all traces of the previous contents. The bulk program is followed by a second erase that leaves the Flash macro in a state ready for writing. The erase, program, erase sequence is then performed on the next lowest Flash macro in the address space if it exists. Following the erase of the user space, the protection block for the Flash macro with the highest address range is erased. Following the erase of the protection block, zeros are written into every bit of the protection table. The next lowest Flash macro in the address space then has its protection block erased and filled with zeros.

The end result of the EraseAll function is that all user data in the Flash is destroyed and the Flash is left in an unprogrammed state, ready to accept one of the various write commands. The protection bits for all user data are also reset to the zero state.

The parameter block values that must be set, besides the keys, are the CLOCK and DELAY values.

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
CLOCK	0,FCh	Clock divider used to set the write pulse width
DELAY	0,FEh	For a CPU speed of 12 MHz set to 56h

#### TableRead Function

The TableRead function gives the user access to part-specific data stored in the Flash during manufacturing. It also returns a Revision ID for the die (not to be confused with the Silicon ID).

#### **Table 29.Table Read Parameters**

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
BLOCKID	0,FAh	Table number to read

The table space for the CYRF69213 is simply a 64-byte row broken up into eight tables of eight bytes. The tables are numbered zero through seven. All user and hidden blocks in the CYRF69213 parts consist of 64 bytes.

An internal table holds the Silicon ID and returns the Revision ID. The Silicon ID is returned in SRAM, while the Revision ID is returned in the CPU\_A and CPU\_X registers. The Silicon ID is a value placed in the table by programming the Flash and is controlled by Cypress Semiconductor Product Engineering.

An internal table holds alternate trim values for the device and returns a one-byte internal revision counter. The internal revision counter starts out with a value of zero and is incremented each time one of the other revision numbers is not incremented. It is reset to zero each time one of the other revision numbers is incremented. The internal revision count is returned in the CPU\_A register. The CPU\_X register will always be set to FFh when trim values are read. The BLOCKID value, in the parameter block, is used to indicate which table should be returned to the user. Only the three least significant bits of the BLOCKID parameter are used by the TableRead function for the CYRF69213. The upper five bits are ignored. When the function is called, it transfers bytes from the table to SRAM addresses F8h–FFh.

The M8C's A and X registers are used by the TableRead function to return the die's Revision ID. The Revision ID is a 16-bit value hard coded into the SROM that uniquely identifies the die's design.

#### **Checksum Function**

The Checksum function calculates a 16-bit checksum over a user specifiable number of blocks, within a single Flash macro (Bank) starting from block zero. The BLOCKID parameter is used to pass in the number of blocks to calculate the checksum over. A BLOCKID value of 1 will calculate the checksum of only block 0, while a BLOCKID value of 0 will calculate the checksum of all 256 user blocks. The 16-bit checksum is returned in KEY1 and KEY2. The parameter KEY1 holds the lower eight bits of the checksum and the parameter KEY2 holds the upper eight bits of the checksum.

The checksum algorithm executes the following sequence of three instructions over the number of blocks times 64 to be checksummed.

romy	2	
add	[KEY1],	Α
adc	[KEY2],	0

**Table 30.Checksum Parameters** 

Name	Address	Description
KEY1	0,F8h	3Ah
KEY2	0,F9h	Stack Pointer value when SSC is executed
BLOCKID	0,FAh	Number of Flash blocks to calculate checksum on

# Clocking

The CYRF69213 internal oscillator outputs two frequencies, the Internal 24-MHz Oscillator and the 32-KHz Low-power Oscillator.

The Internal 24-MHz Oscillator is designed such that it may be trimmed to an output frequency of 24 MHz over temperature and voltage variation. With the presence of USB traffic, the Internal 24-MHz Oscillator can be set to precisely tune to USB timing requirements (24 MHz  $\pm$  1.5%). Without USB traffic, the Internal 24-MHz Oscillator accuracy is 24 MHz  $\pm$  5% (between



 $0^{\circ}\text{--}70^{\circ}\text{C}\text{)}.$  No external components are required to achieve this level of accuracy.

The internal low-speed oscillator of nominally 32 KHz provides a slow clock source for the CYRF69213 in suspend mode, particularly to generate a periodic wake-up interrupt and also to provide a clock to sequential logic during power-up and power-down events when the main clock is stopped. In addition, this oscillator can also be used as a clocking source for the Interval Timer clock (ITMRCLK) and Capture Timer clock (TCAPCLK). The 32-KHz Low-power Oscillator can operate in low-power mode or can provide a more accurate clock in normal mode. The Internal 32-KHz Low-power Oscillator accuracy ranges (between  $0^\circ - 70^\circ$  C) as follows:

5V Normal mode: -8% to + 16%


5V LP mode: +12% to + 48%

When using the 32-KHz oscillator the PITMRL/H should be read until two consecutive readings match before sending/receiving data. The following firmware example assumes the developer is interested in the lower byte of the PIT.

Read\_PIT\_counter: mov A, reg[PITMRL] mov [57h], A mov A, reg[PITMRL] mov [58h], A mov [59h], A mov A, reg{PITMRL] mov [60h], A ;;;Start comparison mov A, [60h] mov X, [59h] sub A, [59h] jz done mov A, [59h] mov X, [58h] sub A, [58h] jz done mov X, [57h] ;;;correct data is in memory location 57h done: mov [57h], X ret



Figure 9. Clock Block Diagram



#### **Clock Architecture Description**

The CYRF69213 clock selection circuitry allows the selection of independent clocks for the CPU, USB, Interval Timers, and Capture Timers.

The CPU clock, CPUCLK, can be sourced from the external crystal oscillator or the Internal 24-MHz Oscillator. The selected clock source can optionally be divided by  $2^n$  where *n* is 0–5,7 (see Table 34).

USBCLK, which must be 12 MHz for the USB SIE to function properly, can be sourced by the Internal 24-MHz Oscillator or the external crystal oscillator. An optional divide-by-two allows the use of the 24-MHz source.

The Interval Timer clock (ITMRCLK), can be sourced from the external crystal oscillator, the Internal 24-MHz Oscillator, the

Internal 32-KHz Low-power Oscillator, or from the timer capture clock (TCAPCLK). A programmable prescaler of 1, 2, 3, 4 then divides the selected source.

The Timer Capture clock (TCAPCLK) can be sourced from the external crystal oscillator, Internal 24-MHz Oscillator, or the Internal 32-KHz Low-power Oscillator.

When it is not being used by the external crystal oscillator, the CLKOUT pin can be driven from one of many sources. This is used for test and can also be used in some applications. The sources that can drive the CLKOUT are:

- · CLKIN after the optional EFTB filter
- Internal 24-MHz Oscillator
- Internal 32-KHz Low-power Oscillator
- · CPUCLK after the programmable divider



# Table 31.IOSC Trim (IOSCTR) [0x34] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field	foffset[2:0]				Gain[4:0]					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	D	D	D	D	D		
	The IOSC Calibrate register is used to calibrate the internal oscillator. The reset value is undefined, but during boot the SROM writes a calibration alue that is determined during manufacturing test. This value should not require change during normal use. This is the meaning of 'D' in the Default field									
	foffset [2:0]									
	This value is use						ry calibration an	d will be zero.		
	Setting each of the		s the appropriate	e fine offset in os	scillator frequence	су				
	foffset bit $0 = 7.5$									
	foffset bit $1 = 15$									
	foffset bit $2 = 30$	KHz								
Bits 4:0	Gain [4:0]									
	The effective free		•		0 0		0	0		
	the gain of the of				t step for the inte	ernal oscillator.	Nominal gain ch	ange (KHz/off-		
	setStep) at each	bit, typical cond	litions (24-MHz o	operation):						
	Gain bit $0 = -1.5$	KHz								
	Gain bit 1 = -3.0 KHz									
	Gain bit 2 = -6 K	Gain bit $2 = -6$ KHz								
	Gain bit $3 = -12$	Gain bit $3 = -12$ KHz								
	Gain bit 4 = –24 KHz									

# Table 32.LPOSC Trim (LPOSCTR) [0x36] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	32-KHz Low Power	Reserved	32-KHz Bias Trim [1:0]			32-KHz Freq Trim [3:0]		
Read/Write	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	D	D	D	D	D	D	D
value that is de Default field. If Trim fields fron Bit 7	used to calibrate stermined during the 32-KHz Low n their factory cal 32-KHz Low Pow 0 = The 32-KHz I 1 = The 32-KHz I reduced accurac	manufacturing -power bit need librated values ver Low-speed Osci Low-speed Osci	test. This value s s to be written, c llator operates in	should not requi care should be ta n normal mode	re change durin aken not to distu	g normal use. Th irb the 32-KHz E	his is the meanin Bias Trim and th	ng of 'D' in the e 32-KHz Freq
Bit 6	Reserved							
	32-KHz Bias Trin These bits contro 0 0 = Mid bias 0 1 = High bias 1 0 = Reserved 1 1 = Reserved		nt of the low-pov	ver oscillator.				

Important Note Do not program the 32-KHz Bias Trim [1:0] field with the reserved 10b value, as the oscillator does not oscillate at all corner conditions with this setting

Bits 3:0 32-KHz Freq Trim [3:0]

These bits are used to trim the frequency of the low-power oscillator



# Table 33.CPU/USB Clock Config CPUCLKCR) [0x30] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved	USB CLK/2 Disable	USB CLK Select		Rese	erved		CPUCLK Se- lect
Read/Write	-	R/W	R/W	-	-	-	-	R/W
Default	0	0	0	0	0	0	0	0
Bit 7	Reserved	•	•			•		
Bit 6	USB CLK/2 Disa This bit only affe 24-MHz Oscillato 0 = USBCLK sou external source i 1 = USBCLK is u	cts the USBCLK or, the divide by Irce is divided by s used with a 24	two is always er / two. This is the I-MHz clock	nabled correct setting	to use when the			
Bit 5	USB CLK Select This bit controls 0 = Internal 24-M requirement of 1 1 = External cloce <b>Proper USB SIE</b>	the clock source IHz Oscillator. W .5% tolerance (s k—Internal Osc	/ith the presence see Table 35) illator is not trim	e of USB traffic, med to USB traf	ffic.		can be trimmed	to meet the USB
Bits 4:1	Reserved							
Bit 0	CPU CLK Select 0 = Internal 24-M 1 = External cloc	1Hz Oscillator k—External cloo	•	, <b>.</b>				
Note The CP	U speed selection	i is configured u	sing the OSC_C	RU Register (18	adie 34)			



# Table 34.OSC Control 0 (OSC\_CR0) [0x1E0] [R/W]

Bit #	7	6	5	4	3		2	1	0
Field	Res	erved	No Buzz	Sleep Ti	mer [1:0]			CPU Speed [2:0	)]
Read/Write	_	-	R/W	R/W	R/W		R/W	R/W	R/W
Default	0	0	0	0	0		0	0	0
Bits 7:6 F	Reserved								
Bit 5 N	lo Buzz								
			set in the CPU_SC						
ic	cally to detect a	ny POR and	LVD events on the	V <sub>CC</sub> pin (the Sle	ep Duty C	ycle bi	ts in the ECO_	TR are used to	control the du
		,	e the detection of I						
			enabled during sle		n a faster r	espon	se to an LVD or	POR event dur	ing sleep at t
	•		han average sleep tion circuit is turned		as configu	red in f	the Sleep Duty	Cycle	
			lue is overridden. T		0				
Note The perio	dic Sleep Duty	Cycle enablir	ng is independent w	with the sleep inte	erval show	n in th	e Sleep [1:0] bi	ts below	
Bits 4:3 S	Sleep Timer [1:0	)]							
Sleep Timer [1:0]	Sleep Tim Frequency		Sleep Period (Nominal)	Watchdog Per (Nominal)	iod				
00	512	Hz	1.95 ms	6 ms					
01	64 H	Hz	15.6 ms	47 ms					
10	8 H	lz	125 ms	375 ms					
11 Note Sleep inte Bits 2:0 C	1 H ervals are appro CPU Speed [2:0	lz oximate ]	125 ms 1 sec	3 sec	s. The rese	et value	e for the CPU S	peed bits is zero	o; therefore, t
11 Note Sleep inte Bits 2:0 C T d F a N t t	The CYRF69213 Provide a second control of the CYRF69213 Interfault CPU spectice and the control of the control	Iz pximate 3 may operate eed is one-eig he CPU Spee ble of this scee I speed regist he same as if t 12 MHz or le when Internal	1 sec e over a range of C ghth of the internal d bit's setting, if the enario is a device th ter's value is 0b011 the part was opera	3 sec CPU clock speeds 24 MHz, or 3 MH actual CPU spe hat is configured I, the CPU clock ating at 24 MHz.	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremer equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C T d F a N tl C CPU Speed [2:	1 H ervals are appro CPU Speed [2:0 The CYRF69213 lefault CPU speed Regardless of th apply. An examp MHz. If the CPU the device are the CPU speed is at 0 CPU v Oscilla	Iz pximate 3 may operate sed is one-eig the CPU Spee- l speed registe to speed registe to same as iff t 12 MHz or le when Internal tor is selected	1 sec e over a range of C ghth of the internal d bit's setting, if the enario is a device th ter's value is 0b011 the part was opera ess External Cl	3 sec 24 MHz, or 3 MH e actual CPU spe hat is configured I, the CPU clock ating at 24 MHz.	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremer equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C T d F a N t t C CPU Speed [2: 000	1 H ervals are appro CPU Speed [2:0 The CYRF69213 lefault CPU speed Regardless of th apply. An examp MHz. If the CPU the device are the CPU speed is at 0 CPU v Oscilla	Iz poximate a may operate beed is one-eig the CPU Speed ble of this sceed l speed regist he same as if t 12 MHz or le when Internal tor is selected Hz (Default)	1 sec e over a range of C ghth of the internal d bit's setting, if the enario is a device th ter's value is 0b011 the part was opera ess External Cl Clock In/	3 sec 24 MHz, or 3 MH actual CPU spe nat is configured 1, the CPU clock ating at 24 MHz. 0ck 8	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremer equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C T d F a a M tt C CPU Speed [2: 000 001	1 H       ervals are appro       CPU Speed [2:0       The CYRF69213       lefault CPU speed       lefault CPU speed       Regardless of th       Apply. An examp       /Hz. If the CPU       he device are th       CPU speed is at       0     CPU v       0     CPU v       3 M	2 poximate 3 may operat bed is one-eig te CPU Spee- ble of this sce 9 speed regist the same as if t 12 MHz or le when Internal tor is selected Hz (Default) 6 MHz	1 sec e over a range of C hth of the internal d bit's setting, if the mario is a device th ter's value is 0b011 the part was opera ess External Cl Clock In/a	3 sec 2 PU clock speeds 24 MHz, or 3 MH actual CPU spenat is configured 1, the CPU clock ating at 24 MHz. ock 8 4	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremen equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C T d F a M tt C CPU Speed [2: 000 001 010	1 H ervals are appro CPU Speed [2:0 he CYRF69213 lefault CPU spee Regardless of th pply. An examp /IHz. If the CPU he device are th CPU speed is at 0 CPU v Oscilla 3 M	Iz poximate a may operat bed is one-eig be CPU Speed ble of this sce common scene as if ta 12 MHz or le when Internal tor is selected Hz (Default) 6 MHz 12 MHz	1 sec e over a range of C ghth of the internal d bit's setting, if the mario is a device th ter's value is 0b011 the part was opera ess <b>External Cl</b> Clock In/4 Clock In/4	3 sec CPU clock speeds 24 MHz, or 3 MH actual CPU spe at is configured 1, the CPU clock ating at 24 MHz. ock 8 4 2	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremen equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C d F a M tt C CPU Speed [2: 000 001 010 011	1 H ervals are appro CPU Speed [2:0 The CYRF69213 lefault CPU spe Regardless of th apply. An examp MHz. If the CPU he device are th CPU speed is at 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Iz poximate 3 may operation and some-eigents be CPU Speeding be CPU Speeding be comparison be same as iffinities and the same as iffinities and the same as iffinities and the second se	1 sec e over a range of C ghth of the internal d bit's setting, if the enario is a device th ter's value is 0b011 the part was opera ess <b>External Cl</b> Clock In/4 Clock In/4 Clock In/4	3 sec CPU clock speeds 24 MHz, or 3 MHz actual CPU spe nat is configured 1, the CPU clock ating at 24 MHz. ock 8 4 2 1	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremen equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C T d F a M ti C CPU Speed [2: 000 001 010 011 100	1 H ervals are appro CPU Speed [2:0 The CYRF6921; lefault CPU spe Regardless of th apply. An examp MHz. If the CPU he device are th CPU speed is at 0] CPU v Oscilla 3 M	Iz poximate 3 may operate and is one-eig be CPU Speed be of this sceed speed registe the same as iff to r is selected Hz (Default) 6 MHz 12 MHz 12 MHz 14 MHz 15 MHz	1 sec e over a range of C ghth of the internal d bit's setting, if the enario is a device th ter's value is 0b011 the part was opera- ess External Cli- Clock In/2 Clock In/2 Clock In/2	3 sec CPU clock speeds 24 MHz, or 3 MHz actual CPU spe nat is configured 1, the CPU clock ating at 24 MHz. 0 0 0 0 0 0 0 1 1 6	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requiremen equency of 2 quirements fo
11 Note Sleep inte Bits 2:0 C d F a M tt C CPU Speed [2: 000 001 010 011	1 H       ervals are appro       CPU Speed [2:0       The CYRF69213       lefault CPU speed       Regardless of th       upply. An examp       MHz. If the CPU       he device are th       CPU speed is at       0]     CPU v       Oscilla       3 M	Iz poximate 3 may operation and some-eigents be CPU Speeding be CPU Speeding be comparison be same as iffinities and the same as iffinities and the same as iffinities and the second se	1 sec e over a range of C ghth of the internal d bit's setting, if the enario is a device th ter's value is 0b011 the part was opera ess <b>External Cl</b> Clock In/4 Clock In/4 Clock In/4	3 sec CPU clock speeds 24 MHz, or 3 MH a actual CPU spe hat is configured 1, the CPU clock ating at 24 MHz. 0 0 0 0 1 1 6 32	lz ed is great to use an e will be 20 l	ter thai externa MHz. 1	n 12 MHz, the 2 al clock, which Therefore the s	4-MHz operatin s supplying a fr upply voltage re	g requirements for a second seco



# Table 35.USB Osclock Clock Configuration (OSCLCKCR) [0x39] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field			Fine Tune Only	USB Osclock Disable						
Read/Write	-									
Default	0	0	0	0	0	0	0	0		
	s used to trim the e when the Intern Reserved				peed USB pack	ets as a timing r	eference. The L	JSB Osclock		
Bit 1	Fine Tune Only 0 = Enable 1 = Disable the c form a course tur be set to reduce	ning in order to t	une the oscillato	r for correct USE	BSIE operation.	After the oscillat	tor is properly tu			
Bit 0	USB Osclock Dis 0 = Enable. With 1 = Disable. The lator is not source	the presence of Internal 24-MH	z Oscillator is no		•			ne internal oscil-		

# Table 36.Timer Clock Config (TMRCLKCR) [0x31] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	TCAPCI	Divider	TCAPCL	K Select	ITMRCL	K Divider	ITMRCI	K Select
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	-	-	-	-	1	1	0	0
	TCAPCLK Divide TCAPCLK Divide 00 = Divide by 2 01 = Divide by 4 10 = Divide by 6 11 = Divide by 8		CAPCLK divisor					
	TCAPCLK Selec The TCAPCLK S 0 0 = Internal 24 0 1 = External cr CLKIN input if the 1 0 = Internal 32 1 1 = TCAPCLK	elect field contr MHz Oscillator ystal oscillator— e external crysta KHz Low-powe	-external crystal al oscillator is dis	oscillator on Cl	KIN and CLKO			
corresponding Bits 3:2	$4-\mu s$ interval time change in the 10 ITMRCLK Divide ITMRCLK Divide 0 0 = Divider valu 0 1 = Divider valu 1 0 = Divider valu 1 1 = Divider valu	024-μs interval t r r controls the IT μe of 1 μe of 2 μe of 3	imer frequency	at TCAPCLK is	running at 4 MH:	z. Changes in T	CAPCLK freque	ncy will cause a
	ITMRCLK Select 0 0 = Internal 24 0 1 = External cr CLKIN input if the 1 0 = Internal 32 1 1 = TCAPCLK	-MHz Oscillator ystal oscillator – e external crysta	al oscillator is dis		KIN and CLKO	UT if the extern	al crystal oscillat	tor is enabled,



# Interval Timer Clock (ITMRCLK)

The Interval Timer Clock (ITMRCLK) can be sourced from the external crystal oscillator, the Internal 24-MHz oscillator, the internal 32-KHz low-power oscillator, or the timer capture clock. A programmable prescaler of 1, 2, 3, or 4 then divides the selected source. The 12-bit Programmable Interval Timer is a simple down counter with a programmable reload value. It provides a 1- $\mu$ s resolution by default. When the down counter reaches zero, the next clock is spent reloading. The reload value can be read and written while the counter is running, but care should be taken to ensure that the counter does not unintentionally reload while the 12-bit reload value is only partially stored—for example, between the two writes of the 12-bit value. The programmable interval timer generates an interrupt to the CPU on each reload.

The parameters to be set will appear on the device editor view of PSoC Designer once you place the CYRF69213 Timer User Module. The parameters are PITIMER\_Source and PITIMER\_Divider. The PITIMER\_Source is the clock to the timer and the PITMER\_Divider is the value the clock is divided by.

The interval register (PITMR) holds the value that is loaded into the PIT counter on terminal count. The PIT counter is a down counter.

The Programmable Interval Timer resolution is configurable. For example:


TCAPCLK divide by x of CPU clock (for example TCAPCLK divide by 2 of a 24-MHz CPU clock will give a frequency of 12 MHz)

ITMRCLK divide by x of TCAPCLK (for example, ITMRCLK divide by 3 of TCAPCLK is 4 MHz so resolution is 0.25  $\mu s)$ 


#### Timer Capture Clock (TCAPCLK)

The Timer Capture clock can be sourced from the external crystal oscillator, internal 24-MHz oscillator or the Internal 332-KHz low-power oscillator. A programmable prescaler of 2, 4, 6, or 8 then divides the selected source.

#### Figure 10. Programmable Interval Timer Block Diagram







### Figure 11. Timer Capture Block Diagram

# Table 37.Clock I/O Config (CLKIOCR) [0x32] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field			CLKOUT Select					
Read/Write	-	-	-	-	-	-	R/W	R/W
Default	0	0	0	0	0	0	0	0
Bits 7:2	Reserved	•	•	•	•	•	•	
Bits 1:0	CLKOUT Select 0 0 = Internal 24 0 1 = External cr CLKIN input if th 1 0 = Internal 32 1 1 = CPUCLK	-MHz Oscillator ystal oscillator – e external oscilla	ator is disabled	oscillator on CL	KIN and CLKO	UT if the externa	al crystal oscillat	or is enabled,

#### **CPU Clock During Sleep Mode**

When the CPU enters sleep mode the CPUCLK Select (Bit [0], Table 33) is forced to the internal oscillator, and the oscillator is stopped. When the CPU comes out of sleep mode it is running on the internal oscillator. The internal oscillator recovery time is three clock cycles of the Internal 32-KHz Low-power Oscillator.

If the system requires the CPU to run off the external clock after awakening from sleep mode, firmware will need to switch the clock source for the CPU.

# Reset

The microcontroller supports two types of resets: Power-on Reset (POR) and Watchdog Reset (WDR). When reset is

initiated, all registers are restored to their default states and all interrupts are disabled.

The occurrence of a reset is recorded in the System Status and Control Register (CPU\_SCR). Bits within this register record the occurrence of POR and WDR Reset respectively. The firmware can interrogate these bits to determine the cause of a reset.

The microcontroller resumes execution from Flash address 0x0000 after a reset. The internal clocking mode is active after a reset, until changed by user firmware.

Note The CPU clock defaults to 3 MHz (Internal 24-MHz Oscillator divide-by-8 mode) at POR to guarantee operation at the low  $V_{CC}$  that might be present during the supply ramp.



#### Table 38.System Status and Control Register (CPU\_SCR) [0xFF] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	GIES	Reserved	WDRS	PORS	Sleep	Rese	erved	Stop
Read/Write	R	-	R/C <sup>[3]</sup>	R/C <sup>[3]</sup>	R/W	-	-	R/W
Default	0	0	0	1	0	0	0	0
The bits of the	e CPU_SCR regis	ster are used to	convey status ar	nd control of eve	nts for various f	functions of an C	CYRF69213 de	vice
Bit 7	GIES The Global Interr used to provide ti is set, it indicates interrupts 0 = Global interru 1 = Global interru	he ability to reac s that the GIE bi upts disabled	the GIE bit of th	ne CPU_F regist	er. However, the	e CPU_F registe	r is now readab	le. When this bit
Bit 6	Reserved							
Bit 5	WDRS The WDRS bit is reset that has oc 0 = No WDR 1 = A WDR even	curred. The use			as occurred. The	e user can read	this bit to deter	mine the type of
Bit 4	PORS The PORS bit is reset that has oc 0 = No POR 1 = A POR event	curred. The use	r can clear but r	not set this bit			his bit to deterr	nine the type of
Bit 3	SLEEP Set by the user to in more detail in 0 = Normal opera 1 = Sleep	the Sleep Mod	•	will remain in sle	ep mode until a	ny interrupt is pe	ending. The Sle	ep bit is covered
Bit 2:1	Reserved							
Bit 0	STOP This bit is set by place. If an appli- rather than writin 0 = Normal CPU 1 = CPU is halter	cation wants to s og to this bit operation	stop code execu					,

#### **Power-on Reset**

POR occurs every time the power to the device is switched on. POR is released when the supply is typically 2.6V for the upward supply transition, with typically 50 mV of hysteresis during the power-on transient. Bit 4 of the System Status and Control Register (CPU\_SCR) is set to record this event (the register contents are set to 00010000 by the POR). After a POR, the microprocessor is held off for approximately 20 ms for the V<sub>CC</sub> supply to stabilize before executing the first instruction at address 0x00 in the Flash. If the V<sub>CC</sub> voltage drops below the POR downward supply trip point, POR is reasserted. The V<sub>CC</sub> supply needs to ramp linearly from 0 to 4V in 0 to 200 ms.

**Important** The PORS status bit is set at POR and can only be cleared by the user. It cannot be set by firmware.

#### Watchdog Timer Reset

Note

The user has the option to enable the WDT. The WDT is enabled by clearing the PORS bit. Once the PORS bit is

cleared, the WDT cannot be disabled. The only exception to this is if a POR event takes place, which will disable the WDT.

The sleep timer is used to generate the sleep time period and the Watchdog time period. The sleep timer is clocked by the Internal 32-KHz Low-power Oscillator system clock. The user can program the sleep time period using the Sleep Timer bits of the OSC\_CR0 Register (Table 34). When the sleep time elapses (sleep timer overflows), an interrupt to the Sleep Timer Interrupt Vector will be generated.

The Watchdog Timer period is automatically set to be three counts of the Sleep Timer overflows. This represents between two and three sleep intervals depending on the count in the Sleep Timer at the previous WDT clear. When this timer reaches three, a WDR is generated.

The user can either clear the WDT, or the WDT and the Sleep Timer. Whenever the user writes to the Reset WDT Register (RES\_WDT), the WDT will be cleared. If the data that is written is the hex value 0x38, the Sleep Timer will also be cleared at the same time.





#### Table 39.Reset Watchdog Timer (RESWDT) [0xE3] [W]

Bit #	7	6	5	4	3	2	1	0			
Field		Reset Watchdog Timer [7:0]									
Read/Write	W	W	W	W	W	W	W	W			
Default	0	0	0	0	0	0	0	0			
Any write to t	his register will cle	register will clear Watchdog Timer, a write of 0x38 will also clear the Sleep Timer									
Bits 7:0	Reset Watchdog	Timer [7:0]									

# Sleep Mode

The CPU can only be put to sleep by the firmware. This is accomplished by setting the Sleep bit in the System Status and Control Register (CPU\_SCR). This stops the CPU from executing instructions, and the CPU will remain asleep until an interrupt comes pending, or there is a reset event (either a Power-on Reset, or a Watchdog Timer Reset).

The Low-voltage Detection circuit (LVD) drops into fully functional power-reduced states, and the latency for the LVD is increased. The actual latency can be traded against power consumption by changing the Sleep Duty Cycle field of the ECO\_TR Register.

The Internal 32-KHz Low-speed Oscillator remains running. Prior to entering suspend mode, firmware can optionally configure the 32-KHz Low-speed Oscillator to operate in a low-power mode to help reduce the overall power consumption (using Bit 7, Table 32). This will help save approximately 5  $\mu$ A; however, the trade off is that the 32-KHz Low-speed Oscillator will be less accurate.

All interrupts remain active. Only the occurrence of an interrupt will wake the part from sleep. The Stop bit in the System Status and Control Register (CPU\_SCR) must be cleared for a part to resume out of sleep. The Global Interrupt Enable bit of the CPU Flags Register (CPU\_F) does not have any effect. Any unmasked interrupt will wake the system up. As a result, any interrupts not intended for waking must be disabled through the Interrupt Mask Registers.

When the CPU enters sleep mode the CPUCLK Select (Bit 1, Table 33) is forced to the Internal Oscillator. The internal oscillator recovery time is three clock cycles of the Internal 32-KHz Low-power Oscillator. The Internal 24-MHz Oscillator restarts immediately on exiting Sleep mode. If an external clock is used, firmware will need to switch the clock source for the CPU.

On exiting sleep mode, once the clock is stable and the delay time has expired, the instruction immediately following the sleep instruction is executed before the interrupt service routine (if enabled).

The Sleep interrupt allows the microcontroller to wake up periodically and poll system components while maintaining very low average power consumption. The Sleep interrupt may also be used to provide periodic interrupts during non-sleep modes.

#### Sleep Sequence

The SLEEP bit is an input into the sleep logic circuit. This circuit is designed to sequence the device into and out of the hardware sleep state. The hardware sequence to put the device to sleep is shown in Figure 12 and is defined as follows.


- 1. Firmware sets the SLEEP bit in the CPU\_SCR0 register. The Bus Request (BRQ) signal to the CPU is immediately asserted. This is a request by the system to halt CPU operation at an instruction boundary. The CPU samples BRQ on the positive edge of CPUCLK.
- Due to the specific timing of the register write, the CPU issues a Bus Request Acknowledge (BRA) on the following positive edge of the CPU clock. The sleep logic waits for the following negative edge of the CPU clock and then asserts a system-wide Power Down (PD) signal. In Figure 12 the CPU is halted and the system-wide power down signal is asserted.
- 3. The system-wide PD (power down) signal controls several major circuit blocks: The Flash memory module, the internal 24-MHz oscillator, the EFTB filter and the bandgap voltage reference. These circuits transition into a zero power state. The only operational circuits on chip are the Low Power oscillator, the bandgap refresh circuit, and the supply voltage monitor (POR/LVD) circuit.

**Note** To achieve the lowest possible power consumption during suspend/sleep, the following conditions must be observed in addition to considerations for the sleep timer.

- All GPIOs must be set to outputs and driven low
- The USB pins P1.0 and P1.1 should be configured as inputs with their pull ups enabled.



#### Figure 12. Sleep Timing



#### Wakeup Sequence

Once asleep, the only event that can wake the system up is an interrupt. The global interrupt enable of the CPU flag register does not need to be set. Any unmasked interrupt will wake the system up. It is optional for the CPU to actually take the interrupt after the wakeup sequence. The wakeup sequence is synchronized to the 32-KHz clock for purposes of sequencing a startup delay, to allow the Flash memory module enough time to power up before the CPU asserts the first read access. Another reason for the delay is to allow the oscillator, Bandgap, and LVD/POR circuits time to settle before actually being used in the system. As shown in Figure 13, the wakeup sequence is as follows:


- 1. The wakeup interrupt occurs and is synchronized by the negative edge of the 32-KHz clock.
- 2. At the following positive edge of the 32-KHz clock, the system-wide PD signal is negated. The Flash memory

module, internal oscillator, EFTB, and bandgap circuit are all powered up to a normal operating state.

- 3. At the following positive edge of the 32-KHz clock, the current values for the precision POR and LVD have settled and are sampled.
- 4. At the following negative edge of the 32-KHz clock (after about 15 μs nominal), the BRQ signal is negated by the sleep logic circuit. On the following CPUCLK, BRA is negated by the CPU and instruction execution resumes. Note that in Figure 13 fixed function blocks, such as Flash, internal oscillator, EFTB, and bandgap, have about 15 μs start up. The wakeup times (interrupt to CPU operational) will range from 75 μs to 105 μs.



Figure 13. Wakeup Timing





# Low-Voltage Detect Control

# Table 40.Low-voltage Control Register (LVDCR) [0x1E3] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Res	erved	PORL	EV[1:0]	Reserved		VM[2:0]	
Read/Write	-	-	R/W	R/W	_	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
This register	controls the config	uration of the Pov	ver-on Reset/Lov	v-voltage Detect	ion block	•		
Bits 7:6	Reserved							
Bits 5:4	PORLEV[1:0] This field controls	the level below v	which the precision	on power-on-res	et (PPOR) detec	tor generates	a reset	
	0 0 = 2.7V Range	e (trip near 2.6V)	·		, , , , , , , , , , , , , , , , , , ,	0		
	0 1 = 3V Range (	trip near 2.9V)						
	1 0 = 5V Range,		,					
	1 1 = PPOR will r	0	•		0	parators Regis	ster (Table 41)	) give the inter-
	nal PPOR compa	rator state with tr	ip point set to the	e 3V range settin	g			
Bit 3	Reserved							
Bits 2:0	VM[2:0]							
	This field controls Flash is enabled		which the low-vol	age-detect trips-	-possibly gener	rating an interro	upt and the leve	el at which the
VM[2:0]		LVD Trip Point	(V)					
v wi[∠:0]	Min.	LVD Trip Point ( Typical	(V) Max.	-				
000	<b>Min.</b> 2.681	-	1	-				
		Typical	Max.	-				
000	2.681	Typical           2.70	<b>Max.</b> 2.735	-				
000	2.681 2.892	Typical           2.70           2.92	Max.           2.735           2.950					
000 001 010	2.681 2.892 2.991	Typical           2.70           2.92           3.02	Max.           2.735           2.950           3.053					
000 001 010 011	2.681 2.892 2.991 3.102	Typical           2.70           2.92           3.02           3.13	Max.           2.735           2.950           3.053           3.164					
000 001 010 011 100	2.681 2.892 2.991 3.102 4.439	Typical           2.70           2.92           3.02           3.13           4.48	Max.           2.735           2.950           3.053           3.164           4.528					

#### POR Compare State

# Table 41.Voltage Monitor Comparators Register (VLTCMP) [0x1E4] [R]

Bit #	7	6	5	4	3	2	1	0
Field			Rese	erved			LVD	PPOR
Read/Write	-	_	-	-	_	-	R	R
Default	0	0	0	0	0	0	0	0
This read-only	register allows re	eading the curre	nt state of the L	ow-voltage-Dete	ection and Precis	sion-Power-On-	Reset comparate	ors
Bits 7:2	Reserved							
Bit 1	LVD This bit is set to i the trip point set 0 = No low-voltage 1 = A low-voltage	by VM[2:0] (See ge-detect event	Table 40)	ect comparator l	nas tripped, indio	cating that the s	upply voltage ha	as gone below
Bit 0	PPOR This bit is set to in trip point set by F 0 = No  precision- 1 = A  precision-precision-	PORLEV[1:0]	event	·	rator has tripped	d, indicating that	the supply volta	ge is below the



#### ECO Trim Register

# Table 42.ECO (ECO\_TR) [0x1EB] [R/W]

Bit #	7	6	5	4	3	2	1	0	
Field	Sleep Duty Cycle [1:0]		Reserved						
Read/Write	R/W	R/W	_	-	_	_	-	-	
Default	0	0	0	0	0	0	0	0	
This register co	ontrols the ratios	(in numbers of	32-KHz clock pe	riods) of 'on' tim	ie versus 'off' tin	ne for LVD and I	POR detection c	ircuit	
C C 1	Sleep Duty Cycle 0 = 128 periods 1 = 512 periods 0 = 32 periods 1 = 8 periods o	s of the Internal s of the Internal of the Internal 3	32-KHz Low-spe 2-KHz Low-spee	eed Oscillator ed Oscillator					

# General-Purpose I/O Ports

The general-purpose I/O ports are discussed in the following sections.

# Port Data Registers

# Table 43.P0 Data Register (P0DATA)[0x00] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	P0.7	Reserved	Reserved	P0.4/INT2	P0.3/INT1	P0.2/INT0	Reserved	Reserved
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
	contains the data fourtent state of the P0.7 Data		to this register s	sets the bit value	s to be output or	output enabled	pins. Reading fr	om this register
Bits 6:5	Reserved The use of the p	ns as the P0.6–	P0.5 GPIOs and	d the alternative	functions exist i	n the CYRF692	13	
Bits 4:2	P0.4–P0.2 Data/ In addition to the (INT0–INT2). To The use of the p	ir use as the P0 configure the P0	).4–P0.2 pins, r	efer to the P0.2/	INT0-P0.4/INT2	Configuration F	Register (Table	
Bit 1	Reserved							
Bit 0	Reserved							

# Table 44.P1 Data Register (P1DATA) [0x01] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	P1.7	P1.6/SMISO	P1.5/SMOSI	P1.4/SCLK	P1.3/SSEL	P1.2/VREG	P1.1/D-	P1.0/D+
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0



### Table 44.P1 Data Register (P1DATA) [0x01] [R/W]

	er contains the data for Port 1. Writing to this register sets the bit values to be output on output enabled pins. Reading from this register current state of the Port 1 pins
Bit 7	P1.7 Data
Bits 6:3	P1.6–P1.3 Data/SPI Pins (SMISO, SMOSI, SCLK, SSEL) In addition to their use as the P1.6–P1.3 GPIOs, these pins can also be used for the alternative function as the SPI interface pins. To configure the P1.6–P1.3 pins, refer to the P1.3–P1.6 Configuration Register (Table 51) The use of the pins as the P1.6–P1.3 GPIOs and the alternative functions exist in all the CYRF69213 parts
Bit 2	P1.2/VREG A 1-μF min, 2-μF max capacitor is required on VREG output.
Bits 1:0	P1.1–P1.0/D– and D+ When USB mode is disabled (Bit 7 in Table 76 is clear), the P1.1 and P1.0 bits are used to control the state of the P1.0 and P1.1 pins. When the USB mode is enabled, the P1.1 and P1.0 pins are used as the D– and D+ pins, respectively. If the USB Force State bit (Bit 0 in Table 74) is set, the state of the D– and D+ pins can be controlled by writing to the D– and D+ bits

#### Table 45.P2 Data Register (P2DATA) [0x02] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field	Reserved							P2.1-P2.0		
Read/Write	-	-	-	-	-	-	R/W	R/W		
Default	0	0	0	0	0	0	0	0		
	This register contains the data for Port 2. Writing to this register sets the bit values to be output on output enabled pins. Reading from this register returns the current state of the Port 2 pins									

Bits 7:2 Reserved Data [7:2]

Bits 1:0 P2 Data [1:0]

#### **GPIO Port Configuration**

All the GPIO configuration registers have common configuration controls. The following are the bit definitions of the GPIO configuration registers.

#### Int Enable

When set, the Int Enable bit allows the GPIO to generate interrupts. Interrupt generate can occur regardless of whether the pin is configured for input or output. All interrupts are edge sensitive, however for any interrupt that is shared by multiple sources (that is, Ports 2, 3, and 4) all inputs must be deasserted before a new interrupt can occur.

When clear, the corresponding interrupt is disabled on the pin.

It is possible to configure GPIOs as outputs, enable the interrupt on the pin and then to generate the interrupt by driving the appropriate pin state. This is useful in test and may have value in applications as well.

#### Int Act Low

When set, the corresponding interrupt is active on the falling edge.

When clear, the corresponding interrupt is active on the rising edge.

#### TTL Thresh

When set, the input has TTL threshold. When clear, the input has standard CMOS threshold.

#### High Sink

When set, the output can sink up to 50 mA.

When clear, the output can sink up to 8 mA.

On the CYRF69213, only the P1.7–P1.3 have 50-mA sink drive capability. Other pins have 8-mA sink drive capability.

#### Open Drain

When set, the output on the pin is determined by the Port Data Register. If the corresponding bit in the Port Data Register is set, the pin is in high-impedance state. If the corresponding bit in the Port Data Register is clear, the pin is driven low.

When clear, the output is driven LOW or HIGH.

#### Pull-up Enable

When set the pin has a 7K pull up to  $V_{CC}$  (or VREG for ports with V3.3 enabled).

When clear, the pull up is disabled.

#### Output Enable

When set, the output driver of the pin is enabled.

When clear, the output driver of the pin is disabled.

For pins with shared functions there are some special cases.

#### VREG Output/SPI Use

The P1.2 (VREG), P1.3 (SSEL), P1.4 (SCLK), P1.5 (SMOSI) and P1.6 (SMISO) pins can be used for their dedicated functions or for GPIO.

To enable the pin for GPIO, clear the corresponding VREG Output or SPI Use bit. The SPI function controls the output enable for its dedicated function pins when their GPIO enable bit is clear.




#### 3.3V Drive

The P1.3 (SSEL), P1.4 (SCLK), P1.5 (SMOSI) and P1.6 (SMISO) pins have an alternate voltage source from the voltage regulator. If the 3.3V Drive bit is set a high level is driven from the voltage regulator instead of from  $V_{CC}$ .

Setting the 3.3V Drive bit does not enable the voltage regulator. That must be done explicitly by setting the VREG Enable bit in the VREGCR Register (Table 75).

#### Figure 14. Block Diagram of a GPIO



#### Table 46.P0.2/INT0-P0.4/INT2 Configuration (P02CR-P04CR) [0x07-0x09] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved		Int Act Low	TTL Thresh	Reserved	Open Drain	Pull-up Enable	Output Enable
Read/Write	-	-	R/W	R/W	-	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

These registers control the operation of pins P0.2–P0.4, respectively. These pins are shared between the P0.2–P0.4 GPIOs and the INTO–INT2. These registers exist in all CYRF69213 parts. The INTO–INT2 interrupts are different than all the other GPIO interrupts. These pins are connected directly to the interrupt controller to provide three edge-sensitive interrupts with independent interrupt vectors. These interrupts occur on a rising edge when Int act Low is set. These pins are enabled as interrupt sources in the interrupt controller registers (Table 72 and Table 70)

To use these pins as interrupt inputs configure them as inputs by clearing the corresponding Output Enable. If the INTO-INT2 pins are configured as outputs with interrupts enabled, firmware can generate an interrupt by writing the appropriate value to the P0.2, P0.3 and P0.4 data bits in the P0 Data Register

Regardless of whether the pins are used as Interrupt or GPIO pins the Int Enable, Int act Low, TTL Threshold, Open Drain, and Pull-up Enable bits control the behavior of the pin

The P0.2/INT0-P0.4/INT2 pins are individually configured with the P02CR (0x07), P03CR (0x08), and P04CR (0x09), respectively.

**Note** Changing the state of the Int Act Low bit can cause an unintentional interrupt to be generated. When configuring these interrupt sources, it is best to follow the following procedure:

1. Disable interrupt source

2. Configure interrupt source

3. Clear any pending interrupts from the source

4. Enable interrupt source



#### Table 47.P0.7 Configuration (P07CR) [0x0C] [R/W]

Bit #	7	6	5	4	3	2	1	0	
Field	Reserved	Int Enable	Int Act Low	TTL Thresh	Reserved	Open Drain	Pull-up Enable	Output Enable	
Read/Write	-	R/W	R/W	R/W	_	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	
This register controls the operation of pin P0.7.									

#### Table 48.P1.0/D+ Configuration (P10CR) [0x0D] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved	Int Enable	Int Act Low		Reserved	Reserved	Output Enable	
Read/Write	R/W	R/W	R/W	-	_	-	-	R/W
Default	0	0	0	0	0	0	0	0
This register controls the operation of the P1.0 (D+) pin when the USB interface is not enabled, allowing the pin to be used as a PS2 interface								

I his register controls the operation of the P1.0 (D+) pin when the USB interface is not enabled, allowing the pin to be used as a PS2 interface or a GPIO. See Table 76 for information on enabling USB. When USB is enabled, none of the controls in this register have any effect on the P1.0 pin

Note The P1.0 is an open drain only output. It can actively drive a signal low, but cannot actively drive a signal high

Bit 1 PS/2 Pull-up Enable

0 = Disable the 5K-ohm pull-up resistors

1 = Enable 5K-ohm pull-up resistors for both P1.0 and P1.1. Enable the use of the P1.0 (D+) and P1.1 (D–) pins as a PS2 style interface

#### Table 49.P1.1/D– Configuration (P11CR) [0x0E] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved	Int Enable	Int Act Low	Reserved		Open Drain	Reserved	Output Enable
Read/Write	-	R/W	R/W	-	-	R/W	-	R/W
Default	0	0	0	0	0	0	0	0

This register controls the operation of the P1.1 (D–) pin when the USB interface is not enabled, allowing the pin to be used as a PS2 interface or a GPIO. See Table 76 for information on enabling USB. When USB is enabled, none of the controls in this register have any effect on the P1.1 pin. When USB is disabled, the 5-Kohm pull-up resistor on this pin can be enabled by the PS/2 Pull-up Enable bit of the P10CR Register (Table 48)

Note There is no 2-mA sourcing capability on this pin. The pin can only sink 5 mA at VOL3

#### Table 50.P1.2 Configuration (P12CR) [0x0F] [R/W]

Bit #	7	6	5	4	3	2	1	0			
Field	CLK Output	Int Enable	Int Act Low	TTL Threshold	Reserved	Open Drain	Pull-up Enable	Output Enable			
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W			
Default	0	0	0	0	0	0	0	0			
This register of	This register controls the operation of the P1.2										
Bit 7	CLK Output										
	0 = The internally	0 = The internally selected clock is not sent out onto P1.2 pin									

1 = When CLK Output is set, the internally selected clock is sent out onto P1.2 pin



### Table 51.P1.3 Configuration (P13CR) [0x10] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved	Int Enable	Int Act Low	3.3V Drive	High Sink	Open Drain	Pull-up Enable	Output Enable
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

This register controls the operation of the P1.3 pin. This register exists in all CYRF69213 parts

The P1.3 GPIO's threshold is always set to TTL

When the SPI hardware is enabled, the output enable and output state of the pin is controlled by the SPI circuitry. When the SPI hardware is disabled, the pin is controlled by the Output Enable bit and the corresponding bit in the P1 data register

Regardless of whether the pin is used as an SPI or GPIO pin the Int Enable, Int act Low, 3.3V Drive, High Sink, Open Drain, and Pull-up Enable control the behavior of the pin

The 50-mA sink drive capability is only available in the CY7C638xx.

### Table 52.P1.4-P1.6 Configuration (P14CR-P16CR) [0x11-0x13] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	SPI Use	Int Enable	Int Act Low	3.3V Drive	High Sink	Open Drain	Pull-up Enable	Output Enable
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

These registers control the operation of pins P1.4-P1.6, respectively

The P1.4–P1.6 GPIO's threshold is always set to TTL

SPI Use

When the SPI hardware is enabled, pins that are configured as SPI Use have their output enable and output state controlled by the SPI circuitry. When the SPI hardware is disabled or a pin has its SPI Use bit clear, the pin is controlled by the Output Enable bit and the corresponding bit in the P1 data register

Regardless of whether any pin is used as an SPI or GPIO pin the Int Enable, Int act Low, 3.3V Drive, High Sink, Open Drain, and Pull-up Enable control the behavior of the pin

Bit 7

0 = Disable the SPI alternate function. The pin is used as a GPIO

1 = Enable the SPI function. The SPI circuitry controls the output of the pin

#### Important Note for Comm Modes 01 or 10 (SPI Master or SPI Slave, see Table 56)

When configured for SPI (SPI Use = 1 and Comm Modes [1:0] = SPI Master or SPI Slave mode), the input/output direction of pins P1.3, P1.5, and P1.6 is set automatically by the SPI logic. However, pin P1.4's input/output direction is NOT automatically set; it must be explicitly set by firmware. For SPI Master mode, pin P1.4 must be configured as an output; for SPI Slave mode, pin P1.4 must be configured as an input

### Table 53. P1.7 Configuration (P17CR) [0x14] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field	Reserved	Int Enable	Int Act Low	TTL Thresh	High Sink	Open Drain	Pull-up Enable	Output Enable		
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	1	0		
This register controls the operation of pin P1.7. This register only exists in CY7C638xx										

The 50-mA sink drive capability is only available in the CY7C638xx. The P1.7 GPIO's threshold is always set to TTL

### Table 54.P2 Configuration (P2CR) [0x15] [R/W]

Bit #	7	6	5	4	3	2	1	0			
Field	Reserved	Int Enable	Int Act Low	TTL Thresh	High Sink	Open Drain	Pull-up Enable	Output Enable			
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Default	0	0	0	0	0	0	0	0			
This register on	This register only exists in CV7C638xy. This register controls the operation of hins P2 0-P2 1. In the CV7C638xy, only 8-mA sink drive capability.										

peration of pins P2.0 capability is available on this pin regardless of the setting of the High Sink bit



# **Serial Peripheral Interface (SPI)**

The SPI Master/Slave Interface core logic runs on the SPI clock domain, making its functionality independent of system clock speed. SPI is a four pin serial interface comprised of a clock, an enable and two data pins.




Figure 15. SPI Block Diagram



### **SPI Data Register**

### Table 55.SPI Data Register (SPIDATA) [0x3C] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field		SPIData[7:0]								
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		
When read, this register returns the contents of the receive buffer. When written, it loads the transmit holding register         Bits 7:0       SPI Data [7:0]										

When an interrupt occurs to indicate to firmware that a byte of receive data is available, or the transmitter holding register is empty, firmware has 7 SPI clocks to manage the buffers—to empty the receiver buffer, or to refill the transmit holding register. Failure to meet this timing requirement will result in incorrect data transfer.

# **SPI Configure Register**

### Table 56.SPI Configure Register (SPICR) [0x3D] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field	Swap	LSB First	Comm	n Mode	CPOL	CPHA	SCLK	Select		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		
Bit 7	Swap 0 = Swap functio 1 = The SPI bloc SPI-like commur	k swaps its use	of SMOSI and S	SMISO. Among	other things, this	s can be useful i	n implementing	single wire		
Bit 6	LSB First 0 = The SPI tran 1 = The SPI tran		(	0	,					
Bits 5:4	0 0: All SPI com 0 1: SPI master i	<ul> <li>The SPI transmits and receives the LSB (Least Significant Bit) first.</li> <li>Comm Mode [1:0]</li> <li>0: All SPI communication disabled</li> <li>1: SPI master mode</li> <li>0: SPI slave mode</li> <li>1: Reserved</li> </ul>								
Bit 3	CPOL This bit controls 0 = SCLK idles k 1 = SCLK idles h	` wc	CLK) idle polari	ty						
Bit 2	CPHA The Clock Phase binations of LSB			ock on which da	ta is sampled. T	able 57 shows	the timing for th	e various com-		
Bits 1:0	SCLK Select This field selects	the speed of th	e master SCLK.	When in maste	r mode, SCLK is	s generated by d	lividing the base	CPUCLK		
When configu	ote for Comm Mo ured for SPI, (SPI P1.4's input/outpu	Use = 1—Table	52), the input/o	utput direction o	f pins P1.3, P1.5 explicitly set by f	5, and P1.6 is sei firmware. For SI	t automatically b PI Master mode	y the SPI logic		

When configured for SPI, (SPI Use = 1—1able 52), the input/output direction of pins P1.3, P1.5, and P1.6 is set automatically by the SPI log However, pin P1.4's input/output direction is NOT automatically set; it must be explicitly set by firmware. For SPI Master mode, pin P1.4 must be configured as an output; for SPI Slave mode, pin P1.4 must be configured as an input



### Table 57.SPI Mode Timing vs. LSB First, CPOL and CPHA

	SB First CPHA CPOL	
	0 0 0	0
	0 0 1	0
x		
	0 1 0	0
XX		
	0 1 1	0
<u> </u>		
XX		
	1 0 0	1
X		
	1 0 1	1
$\square$		
x		
	1 1 0	1
$\overline{}$		
/ X x		
/\	1 1 1	1
$X \times$		
		1



### Table 58.SPI SCLK Frequency

SCLK	CPUCLK	SCLK Frequency when CPUCLK =					
Select	Divisor	12 MHz	24 MHz				
00	6	2 MHz	4 MHz				
01	12	1 MHz	2 MHz				
10	48	250 KHz	500 KHz				
11	96	125 KHz	250 KHz				

### **Timer Registers**


All timer functions of the CYRF69213 are provided by a single timer block. The timer block is asynchronous from the CPU clock.

### Registers

### Free-Running Counter

The 16-bit free-running counter is clocked by a 4/6-MHz source. It can be read in software for use as a general-purpose time base. When the low order byte is read, the high order byte is registered. Reading the high order byte reads this register allowing the CPU to read the 16-bit value atomically (loads all bits at one time). The free-running timer generates an interrupt at a 1024- $\mu$ s rate. It can also generate an interrupt when the free-running counter overflow occurs—every 16.384 ms. This allows extending the length of the timer in software.

### Figure 16. 16-Bit Free-Running Counter Block Diagram



### Table 59.Free-Running Timer Low-Order Byte (FRTMRL) [0x20] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field				Free-running	g Timer [7:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
	and a management							

Bits 7:0 Free-running Timer [7:0]

This register holds the low-order byte of the 16-bit free-running timer. Reading this register causes the high-order byte to be moved into a holding register allowing an automatic read of all 16 bits simultaneously.

For reads, the actual read occurs in the cycle when the low order is read. For writes, the actual time the write occurs is the cycle when the high order is written

When reading the free-running timer, the low-order byte should be read first and the high-order second. When writing, the low-order byte should be written first then the high-order byte

### Table 60.Free-Running Timer High-Order Byte (FRTMRH) [0x21] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field		Free-running Timer [15:8]								
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		
Bits 7:0 F	ree-running Tim	ner [15:8]								
	ding the free-running timer, the low-order byte should be read first and the high-order second. When writing, the low-order byte should first then the high-order byte									



### Table 61.Programmable Interval Timer Low (PITMRL) [0x26] [R]

Bit #	7	6	5	4	3	2	1	0		
Field		Prog Interval Timer [7:0]								
Read/Write	R	R	R	R	R	R	R	R		
Default	0	0	0	0	0	0	0	0		
Bits 7:0	Prog Interval Tin	rog Interval Timer [7:0]								

This register holds the low-order byte of the 12-bit programmable interval timer. Reading this register causes the high-order byte to be moved into a holding register allowing an automatic read of all 12 bits simultaneously

### Table 62.Programmable Interval Timer High (PITMRH) [0x27] [R]

Bit #	7	6	5	4	3	2	1	0		
Field		Rese	erved		Prog Interval Timer [11:8]					
Read/Write	-	– – – – R R R R								
Default	0	0	0	0	0	0	0	0		
Bits 7:4	Reserved						•			
Bits 3:0	Prog Internal Tim	ner [11:8]								
This register h 12-bit timer at	This register holds the high-order nibble of the 12-bit programmable interval timer. Reading this register returns the high-order nibble of the 12-bit timer at the instant that the low-order byte was last read									

### Table 63. Programmable Interval Reload Low (PIRL) [0x28] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field				Prog Inte	rval [7:0]					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		
Bits 7:0 F	Prog Interval [7:0	)]				•				
This register ho	his register holds the lower 8 bits of the timer. While writing into the 12-bit reload register, write lower byte first then the higher nibble									

### Table 64. Programmable Interval Reload High (PIRH) [0x29] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field		Rese	erved			Prog Inte	rval[11:8]	
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
Bits 7:4	Reserved							
Bits 3:0	Prog Interval [11:	:8]						
This register h	holds the higher 4	bits of the time	. While writing ir	nto the 12-bit rel	oad register, wri	te lower byte firs	st then the highe	er nibble











Figure 18. Memory Mapped Registers Read/Write Timing Diagram



www.DataSheet4U.com



## Interrupt Controller

The interrupt controller and its associated registers allow the user's code to respond to an interrupt from almost every functional block in the CYRF69213 devices. The registers associated with the interrupt controller allow interrupts to be disabled either globally or individually. The registers also provide a mechanism by which a user may clear all pending and posted interrupts, or clear individual posted or pending interrupts.

The following table lists all interrupts and the priorities that are available in the CYRF69213.

### **Table 65.Interrupt Numbers, Priorities, Vectors**

Interrupt Priority	Interrupt Address	Name
0	0000h	Reset
1	0004h	POR/LVD
2	0008h	INT0
3	000Ch	SPI Transmitter Empty
4	0010h	SPI Receiver Full
5	0014h	GPIO Port 0
6	0018h	GPIO Port 1
7	001Ch	INT1
8	0020h	EP0
9	0024h	EP1
10	0028h	EP2
11	002Ch	USB Reset
12	0030h	USB Active
13	0034h	1-ms Interval timer
14	0038h	Programmable Interval Timer
15	003Ch	Reserved
16	0040h	Reserved

Interrupt Priority	Interrupt Address	Name
17	0044h	16-bit Free Running Timer Wrap
18	0048h	INT2
19	004Ch	Reserved
20	0050h	GPIO Port 2
21	0054h	Reserved
22	0058h	Reserved
23	005Ch	Reserved
24	0060h	Reserved
25	0064h	Sleep Timer

Table 65.Interrupt Numbers, Priorities, Vectors (continued)

#### **Architectural Description**


An interrupt is posted when its interrupt conditions occur. This results in the flip-flop in Figure 19 clocking in a '1'. The interrupt will remain posted until the interrupt is taken or until it is cleared by writing to the appropriate INT\_CLRx register.

A posted interrupt is not pending unless it is enabled by setting its interrupt mask bit (in the appropriate INT\_MSKx register). All pending interrupts are processed by the Priority Encoder to determine the highest priority interrupt which will be taken by the M8C if the Global Interrupt Enable bit is set in the CPU\_F register.

Disabling an interrupt by clearing its interrupt mask bit (in the INT\_MSKx register) does not clear a posted interrupt, nor does it prevent an interrupt from being posted. It simply prevents a posted interrupt from becoming pending.

Nested interrupts can be accomplished by re-enabling interrupts inside an interrupt service routine. To do this, set the IE bit in the Flag Register.

A block diagram of the CYRF69213 Interrupt Controller is shown in Figure 19.



### Figure 19. Interrupt Controller Block Diagram

www.DataSheet4U.com





### Interrupt Processing

The sequence of events that occur during interrupt processing is as follows:

- 1. An interrupt becomes active, either because:
  - a. The interrupt condition occurs (for example, a timer expires).
  - b. A previously posted interrupt is enabled through an update of an interrupt mask register.
  - c. An interrupt is pending and GIE is set from 0 to 1 in the CPU Flag register.
- 2. The current executing instruction finishes.
- 3. The internal interrupt is dispatched, taking 13 cycles. During this time, the following actions occur:
  - a. The MSB and LSB of Program Counter and Flag registers (CPU\_PC and CPU\_F) are stored onto the program stack by an automatic CALL instruction (13 cycles) generated during the interrupt acknowledge process.
  - b. The PCH, PCL, and Flag register (CPU\_F) are stored onto the program stack (in that order) by an automatic CALL instruction (13 cycles) generated during the interrupt acknowledge process.
  - c. The CPU\_F register is then cleared. Since this clears the GIE bit to 0, additional interrupts are temporarily disabled
  - d. The PCH (PC[15:8]) is cleared to zero.
  - e. The interrupt vector is read from the interrupt controller and its value placed into PCL (PC[7:0]). This sets the program counter to point to the appropriate address in the interrupt table (for example, 0004h for the POR/LVD interrupt).
- Program execution vectors to the interrupt table. Typically, a LJMP instruction in the interrupt table sends execution to the user's Interrupt Service Routine (ISR) for this interrupt.
- 5. The ISR executes. Note that interrupts are disabled since GIE = 0. In the ISR, interrupts can be re-enabled if desired

### Table 66. Interrupt Clear 0 (INT\_CLR0) [0xDA] [R/W]

by setting GIE = 1 (care must be taken to avoid stack overflow).

- The ISR ends with a RETI instruction which restores the Program Counter and Flag registers (CPU\_PC and CPU\_F). The restored Flag register re-enables interrupts, since GIE = 1 again.
- 7. Execution resumes at the next instruction, after the one that occurred before the interrupt. However, if there are more pending interrupts, the subsequent interrupts will be processed before the next normal program instruction.

### Interrupt Latency

The time between the assertion of an enabled interrupt and the start of its ISR can be calculated from the following equation.

Latency = Time for current instruction to finish + Time for internal interrupt routine to execute + Time for LJMP instruction in interrupt table to execute.

For example, if the 5-cycle JMP instruction is executing when an interrupt becomes active, the total number of CPU clock cycles before the ISR begins would be as follows:

(1 to 5 cycles for JMP to finish) + (13 cycles for interrupt routine) + (7 cycles for LJMP) = 21 to 25 cycles.

In the example above, at 24 MHz, 25 clock cycles take 1.042  $\mu s.$ 

### **Interrupt Registers**

The Interrupt Registers are discussed it the following sections.

#### Interrupt Clear Register

The Interrupt Clear Registers (INT\_CLRx) are used to enable the individual interrupt sources' ability to clear posted interrupts.

When an INT\_CLRx register is read, any bits that are set indicates an interrupt has been posted for that hardware resource. Therefore, reading these registers gives the user the ability to determine all posted interrupts.

Bit #	7	6	5	4	3	2	1	0
Field	GPIO Port 1	Sleep Timer	INT1	GPIO Port 0	SPI Receive	SPI Transmit	INT0	POR/LVD
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

When reading this register,

0 = There's no posted interrupt for the corresponding hardware

1 = Posted interrupt for the corresponding hardware present

Writing a '0' to the bits will clear the posted interrupts for the corresponding hardware. Writing a '1' to the bits AND to the ENSWINT (Bit 7 of the INT\_MSK3 Register) will post the corresponding hardware interrupt



### Table 67. Interrupt Clear 1 (INT\_CLR1) [0xDB] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved	Prog Interval Timer	1-ms Timer	USB Active	USB Reset	USB EP2	USB EP1	USB EP0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

When reading this register,

0 = There's no posted interrupt for the corresponding hardware

1 = Posted interrupt for the corresponding hardware present

Writing a '0' to the bits will clear the posted interrupts for the corresponding hardware. Writing a '1' to the bits AND to the ENSWINT (Bit 7 of the INT\_MSK3 Register) will post the corresponding hardware interrupt

Bit 7 Reserved

### Table 68.Interrupt Clear 2 (INT\_CLR2) [0xDC] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Reserved	Reserved	Reserved	GPIO Port 2	Reserved	INT2	16-bit Counter Wrap	Reserved
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

When reading this register,

0 = There's no posted interrupt for the corresponding hardware

1 = Posted interrupt for the corresponding hardware present

Writing a '0' to the bits will clear the posted interrupts for the corresponding hardware. Writing a '1' to the bits AND to the ENSWINT (Bit 7 of the INT\_MSK3 Register) will post the corresponding hardware interrupt

Bits 7,6,5,3,0 Reserved

### Interrupt Mask Registers

The Interrupt Mask Registers (INT\_MSKx) are used to enable the individual interrupt sources' ability to create pending interrupts.

There are four Interrupt Mask Registers (INT\_MSK0, INT\_MSK1, INT\_MSK2, and INT\_MSK3), which may be referred to in general as INT\_MSKx. If cleared, each bit in an INT\_MSKx register prevents a posted interrupt from becoming a pending interrupt (input to the priority encoder). However, an interrupt can still post even if its mask bit is zero. All INT\_MSKx bits are independent of all other INT\_MSKx bits.

If an INT\_MSKx bit is set, the interrupt source associated with that mask bit may generate an interrupt that will become a pending interrupt.

The Enable Software Interrupt (ENSWINT) bit in INT\_MSK3[7] determines the way an individual bit value written to an INT\_CLRx register is interpreted. When is cleared, writing 1's to an INT\_CLRx register has no effect. However, writing 0's to an INT\_CLRx register, when ENSWINT is cleared, will cause the corresponding interrupt to clear. If the ENSWINT bit is set, any 0's written to the INT\_CLRx registers are ignored. However, 1's written to an INT\_CLRx register, while ENSWINT is set, will cause an interrupt to post for the corresponding interrupt.

Software interrupts can aid in debugging interrupt service routines by eliminating the need to create system level interactions that are sometimes necessary to create a hardware-only interrupt.

Bit #	7	6	5	4	3	2	1	0
Field	ENSWINT				Reserved			
Read/Write	R/W	_	_	_	_	-	-	-
Default	0	0	0	0	0	0	0	0
	Enable Software Interrupt (ENSWINT) 0 = Disable. Writing 0's to an INT_CLRx register, when ENSWINT is cleared, will cause the corresponding interrupt to clear 1 = Enable. Writing 1's to an INT_CLRx register, when ENSWINT is set, will cause the corresponding interrupt to post							
Bits 6:0	Reserved							

### Table 69.Interrupt Mask 3 (INT\_MSK3) [0xDE] [R/W]



# Table 70.Interrupt Mask 2 (INT\_MSK2) [0xDF] [R/W]

Bit #	7	6	5	4	3	2	1	0		
Field	Reserved	Reserved	Reserved	GPIO Port 2 Int Enable	Reserved	INT2 Int Enable	16-bit Counter Wrap Int Enable	Reserved		
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		
Bit 7	Reserved	•		•		•				
Bit 6	Reserved									
Bit 5	Reserved	served								
Bit 4	0 = Mask GPIO F	PIO Port 2 Interrupt Enable = Mask GPIO Port 2 interrupt = Unmask GPIO Port 2 interrupt								
Bit 3	Reserved									
Bit 2	INT2 Interrupt Er 0 = Mask INT2 in 1 = Unmask INT2	nterrupt								
Bit 1	16-bit Counter W 0 = Mask 16-bit ( 1 = Unmask 16-b	Counter Wrap in	terrupt							
Bit 0	Reserved									

# Table 71.Interrupt Mask 1 (INT\_MSK1) [0xE1] [R/W]

Bit #	7	6	5	4	3	2	1	0	
Field	Reserved	Prog Interval Timer Int Enable	1-ms Timer Int Enable	USB Active Int Enable	USB Reset Int Enable	USB EP2 Int Enable	USB EP1 Int Enable	USB EP0 Int Enable	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	
Bit 7	Reserved								
Bit 6	Prog Interval Tim 0 = Mask Prog In 1 = Unmask Prog	nterval Timer inte	errupt						
Bit 5	0 = Mask 1-ms in	ms Timer Interrupt Enable = Mask 1-ms interrupt = Unmask 1-ms interrupt							
Bit 4	USB Active Inter 0 = Mask USB A 1 = Unmask USB	ctive interrupt	t						
Bit 3	USB Reset Inter 0 = Mask USB R 1 = Unmask USB	eset interrupt	t						
Bit 2	USB EP2 Interru 0 = Mask EP2 in 1 = Unmask EP2	terrupt							
Bit 1	USB EP1 Interru 0 = Mask EP1 in 1 = Unmask EP1	terrupt							
Bit 0	USB EP0 Interru 0 = Mask EP0 in 1 = Unmask EP0	terrupt							



# Table 72. Interrupt Mask 0 (INT\_MSK0) [0xE0] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	GPIO Port 1 Int Enable	Sleep Timer Int Enable	INT1 Int Enable	GPIO Port 0 Int Enable	SPI Receive Int Enable	SPI Transmit Int Enable	INT0 Int Enable	POR/LVD Int Enable
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
Bit 7	GPIO Port 1 Inte 0 = Mask GPIO I 1 = Unmask GPI	Port 1 interrupt	ot					
Bit 6	Sleep Timer Inte 0 = Mask Sleep 1 = Unmask Slee	Timer interrupt	ot					
Bit 5	INT1 Interrupt Er 0 = Mask INT1 ir 1 = Unmask INT	nterrupt						
Bit 4	GPIO Port 0 Inte 0 = Mask GPIO I 1 = Unmask GPI	Port 0 interrupt	ot					
Bit 3	SPI Receive Inte 0 = Mask SPI Re 1 = Unmask SPI	eceive interrupt	ot					
Bit 2	SPI Transmit Inte 0 = Mask SPI Tra 1 = Unmask SPI	ansmit interrupt	pt					
Bit 1	INT0 Interrupt Er 0 = Mask INT0 ir 1 = Unmask INT0	nterrupt						
Bit 0	POR/LVD Interru 0 = Mask POR/L 1 = Unmask POR	VD interrupt						

### Interrupt Vector Clear Register

# Table 73.Interrupt Vector Clear Register (INT\_VC) [0xE2] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field				Pending Int	errupt [7:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
	/ector Clear Regi ending interrupts	ister (INT_VC) h	olds the interrup	ot vector for the	highest priority p	bending interrup	t when read, and	d when written
	Pending Interrup							
	8-bit data value ł interrupts	olds the interru	ot vector for the	highest priority p	pending interrup	t. Writing to this	register will clea	ar all pending



### **USB Transceiver**

### **USB Transceiver Configuration**

### Table 74.USB Transceiver Configure Register (USBXCR) [0x74] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	USB Pull-up Enable			Rese	erved			USB Force State
Read/Write	R/W	-	-	-	-	-	-	R/W
Default	0	0	0	0	0	0	0	0
Bit 7	USB Pull-up Ena 0 = Disable the p 1 = Enable the p VREG is enabled	ull-up resistor o ull-up resistor o		p is to V <sub>CC</sub> IF V	REG is not enat	oled or to the int	ernally generate	ed 3.3V when
Bits 6:1	Reserved							
Bit 0	USB Force State This bit allows th 0 = Disable USB 1 = Enable USB USB mode. Refe	e state of the U Force State Force State. All	ows the D– and	D+ pins to be co				e USBIO is in
	B transceiver has r, this regulator ca							

3.3V regulator, this regulator cannot be controlled/accessed by firmware. When the device is suspended, this regulator is disabled along with the bandgap (which provides the reference voltage to the regulator) and the D– line is pulled up to 5V through an alternate 6.5K resistor. During wakeup following a suspend, the band gap and the regulator are switched on in any order. Under an extremely rare case when the device wakes up following a bus reset condition and the voltage regulator and the band gap turn on in that particular order, there is possibility of a glitch/low pulse occurring on the D– line. The host can misinterpret this as a deattach condition. This condition, although rare, can be avoided by keeping the bandgap circuitry enabled during sleep. This is achieved by setting the 'No Buzz' bit, bit[5] in the OSC\_CR0 register. This is an issue only if the device is put to sleep during a bus reset condition

### VREG Control

### Table 75.VREG Control Register (VREGCR) [0x73] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field			Rese	erved		•	Keep Alive	VREG Enable
Read/Write	-	_	-	-	_	-	R/W	R/W
Default	0	0	0	0	0	0	0	0
Bits 7:2	Reserved							
Bit 1	Keep Alive Keep Alive when P12CR[0],P12CF 0 = Disabled 1 = Enabled		0 0	to source up to	20 µA of currer	nt when voltage	regulator is disa	bled,
Bit 0 <b>Note</b> Use of t voltage	VREG Enable This bit turns on This block should below $4.35V$ 0 = Disable the 3 1 = Enable the 3 he alternate drive	d not be enabled 3.3V voltage reg .3V voltage reg	d when V <sub>CC</sub> is be ulator output on ulator output on t	elow 4.35V—alti the VREG/P1.2 the VREG/P1.2	nough no dama pin pin. GPIO funct	ge or irregularition	es will occur if it s disabled	is enabled



# **USB Serial Interface Engine (SIE)**

The SIE allows the microcontroller to communicate with the USB host at low-speed data rates (1.5 Mbps). The SIE simplifies the interface between the microcontroller and USB by incorporating hardware that handles the following USB bus activity independently of the microcontroller:

- Translating the encoded received data and formatting the data to be transmitted on the bus
- CRC checking and generation. Flagging the microcontroller if errors exist during transmission
- Address checking. Ignoring the transactions not addressed to the device
- Sending appropriate ACK/NAK/STALL handshakes

- Identifying token type (SETUP, IN, or OUT). Setting the appropriate token bit once a valid token is received
- Placing valid received data in the appropriate endpoint FIFOs
- Sending and updating the data toggle bit (Data1/0)
- · Bit stuffing/unstuffing.

Firmware is required to handle the rest of the USB interface with the following tasks:

- Coordinate enumeration by decoding USB device requests
- Fill and empty the FIFOs
- Suspend/Resume coordination
- · Verify and select Data toggle values

# USB Device

### Table 76.USB Device Address (USBCR) [0x40] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	USB Enable			De	evice Address[6	5:0]		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
The content o	f this register is cl	leared when a L	JSB Bus Reset of	condition occurs			•	•
Bit 7	USB Enable This bit must be of in Device Address this bit prior to er 0 = Disable USB 1 = Enable USB	ss [6:0]. When the transformed to the second se	nis bit is cleared ode to save pow and put the US	, the USB transc er B transceiver int	eiver enters po o power-down	wer-down state. state		•
Bits 6:0	Device Address   These bits must assigned by the	be set by firmwa	are during the U	SB enumeration	process (for ex	ample, SetAddr	ess) to the non-z	zero address

### Table 77.Endpoint 0, 1, and 2 Count (EP0CNT-EP2CNT) [0x41, 0x43, 0x45] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Data Toggle	Data Valid	Rese	erved		Byte Co	ount[3:0]	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
Bit 7	Data Toggle This bit selects th Toggle. For OUT 0 = DATA0 1 = DATA1	•	00					ansmitted Data
Bit 6	Data Valid This bit is used for does not update 0 = Data is invali 1 = Data is valid	for some endpo	int mode setting	S		-	errors have occu	urred. This bit
Bits 5:4	Reserved							
Bits 3:0	Byte Count Bit [3 Byte Count Bits in bytes to be transic count is updated	ndicate the numb mitted to the hos	st from the endpo	oint FIFO. Valid v	alues are 0 to 8	inclusive. For O	UT or SETUP tra	ansactions, the
For Endpoint by the CPU. F	0 Count Register, Reading the regist	whenever the c er unlocks it. Th	ount updates fro	om a SETUP or o ware from overv	OUT transaction vriting a status u	, the count regis pdate on it	ster locks and ca	nnot be written



### **Endpoint 0 Mode**

Because both firmware and the SIE are allowed to write to the Endpoint 0 Mode and Count Registers the SIE provides an interlocking mechanism to prevent accidental overwriting of data. When the SIE writes to these registers they are locked and the processor cannot write to them until after it has read them. Writing to this register clears the upper four bits regardless of the value written.

### Table 78.Endpoint 0 Mode (EP0MODE) [0x44] [R/W]

Bit #	7	6	5	4	3 2 1 0							
Field	Setup Received	IN Received	OUT Received	ACK'd Trans		Mode	e[3:0]					
Read/Write	R/C[3]	R/C[3]	R/C[3]	R/C[3]	R/W	R/W	R/W	R/W				
Default	0	0	0	0	0	0	0	0				
Bit 7	SETUP Receive This bit is set by the SETUP trans While this bit is s transaction befor This bit is cleare 0 = No SETUP rece 1 = SETUP rece	hardware when sactions until the set to '1', the CP re firmware has d by any non-loo eceived	e end of the data U cannot write to a chance to read	phase of a cont the EP0 FIFO. the SETUP da	rol write transfe This prevents fi	r and cannot be	cleared during	this interval.				
Bit 6	IN Received This bit, when se data packet.Whe ing an ACK hand This bit is cleare 0 = No IN received 1 = IN received	en clear, it indica Ishake d by any non-loo	tes that either no	o IN has been re								
Bit 5	OUT Received This bit, when se packet in an OU This bit is cleare 0 = No OUT receive 1 = OUT receive	T transaction. W d by any non-loo eived	hen clear, it indi/	cates no OUT re		This bit is updat	ed to '1' after th	e last received				
Bit 4	ACK'd Transaction The ACK'd transpacket This bit is cleared 1 = The transact 0 = The transact	action bit is set d by any non-loo ion completes w	cked writes to the	e register	ransaction to the	e register's endp	point that comple	etes with a ACK				
Bits 3:0	Mode [3:0] The endpoint mo the USB SIE res endpoint											



### Table 79.Endpoint 1 and 2 Mode (EP1MODE – EP2MODE) [0x45, 0x46] [R/W]

Bit #	7	6	5	4	3	2	1	0
Field	Stall	Reserved	NAK Int Enable	ACK'd Transaction		Mod	e[3:0]	
Read/Write	R/W	R/W	R/W	R/C (Note 3)	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
Bit 7	Stall When this bit is s mode bits are se					K-OUT, and the	SIE will stall an	IN packet if the
Bit 6	Reserved							
Bit 5	NAK Int Enable This bit, when se CYRF69213 fam 0 = Disable intern 1 = Enable intern	ily members do rupt on NAK'd tr	not generate ar ansactions	•				nlike enCoRe,
Bit 4	ACK'd Transaction The ACK'd trans ACK packet This bit is cleared 0 = The transaction 1 = The transaction	action bit is set d by any writes t ion does not cor	o the register nplete with an A		transaction to th	e register's end	point that comp	letes with an
Bits 3:0	Mode [3:0] The endpoint mo the USB SIE res endpoint.							
respectively ( EP1MODE ar to EP2MODE	ne SIE writes to the if both writes occu nd EP2MODE register. SIE write ndpoints in incorred d is incorrect	ur in the same cl isters. Thus, whe is to the endpoint	ock cycle). This en SIE writes to t t mode registers	is because the one of the second terms in the second term of the second terms in te	design employs egister, the upda rity than firmwar	only one comm te signal is set a e writes. This me	on 'update' sign nd this prevents ode register write	al for both firmware writes e block situation

### **Endpoint Data Buffers**

The three data buffers are used to hold data for both IN and OUT transactions. Each data buffer is 8 bytes long.

The reset values of the Endpoint Data Registers are unknown.

Unlike past enCoRe parts the USB data buffers are only accessible in the I/O space of the processor.

### Table 80.Endpoint 0 Data (EP0DATA) [0x50-0x57] [R/W]

Bit #	7	6	5	4	3	2	1	0							
Field		Endpoint 0 Data Buffer [7:0]													
Read/Write	R/W	R/W R/W R/W R/W R/W R/W R/W													
Default	Unknown	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown													
The Endpoint 0	D buffer is comprised of 8 bytes located at address 0x50 to 0x57														

### Table 81.Endpoint 1 Data (EP1DATA) [0x58-0x5F] [R/W]

Bit #	7	6	5	4	3	2	1	0							
Field		Endpoint 1 Data Buffer [7:0]													
Read/Write	R/W	R/W R/W R/W R/W R/W R/W R/W													
Default	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown							
The Endpoint 1	buffer is comprised of 8 bytes located at address 0x58 to 0x5F														



### Table 82.Endpoint 2 Data (EP2DATA) [0x60-0x67] [R/W]

Bit #	7	6         5         4         3         2         1         0													
Field		Endpoint 2 Data Buffer [7:0]													
Read/Write	R/W	R/W R/W R/W R/W R/W R/W													
Default	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown							
The Endpoint 2	2 buffer is comprised of 8 bytes located at address 0x60 to 0x67														

### **USB Mode Tables**

Mode	Encoding	SETUP	IN	OUT	Comments
DISABLE	0000	Ignore	Ignore	Ignore	Ignore all USB traffic to this endpoint. Used by Data and Control endpoints
NAK IN/OUT	0001	Accept	NAK	NAK	NAK IN and OUT token. Control endpoint only
STATUS OUT ONLY	0010	Accept	STALL	Check	STALL IN and ACK zero byte OUT. Control endpoint only
STALL IN/OUT	0011	Accept	STALL	STALL	STALL IN and OUT token. Control endpoint only
STATUS IN ONLY	0110	Accept	TX0 byte	STALL	STALL OUT and send zero byte data for IN token. Control end- point only
ACK OUT – STATUS IN	1011	Accept	TX0 byte	ACK	ACK the OUT token or send zero byte data for IN token. Control endpoint only
ACK IN – STATUS OUT	1111	Accept	TX Count	Check	Respond to IN data or Status OUT. Control endpoint only
				1	
NAK OUT	1000	Ignore	Ignore	NAK	Send NAK handshake to OUT token. Data endpoint only
ACK OUT (STALL = 0)	1001	Ignore	Ignore	ACK	This mode is changed by the SIE to mode 1000 on issuance of ACK handshake to an OUT. Data endpoint only
ACK OUT (STALL = 1)	1001	Ignore	Ignore	STALL	STALL the OUT transfer
NAK IN	1100	Ignore	NAK	Ignore	Send NAK handshake for IN token. Data endpoint only
ACK IN (STALL = 0)	1101	Ignore	TX Count	Ignore	This mode is changed by the SIE to mode 1100 after receiving ACK handshake to an IN data. Data endpoint only
ACK IN (STALL = 1)	1101	Ignore	STALL	Ignore	STALL the IN transfer. Data endpoint only
Reserved	0101	Ignore	Ignore	Ignore	These modes are not supported by SIE. Firmware should not use this mode in Control and Data endpoints
Reserved	0111	Ignore	Ignore	Ignore	
Reserved	1010	Ignore	Ignore	Ignore	
Reserved	0100	Ignore	Ignore	Ignore	]
Reserved	1110	Ignore	Ignore	Ignore	

### Mode Column

The 'Mode' column contains the mnemonic names given to the modes of the endpoint. The mode of the endpoint is determined by the four-bit binaries in the 'Encoding' column as discussed in the following section. The Status IN and Status OUT represent the status IN or OUT stage of the control transfer.

### **Encoding Column**

The contents of the 'Encoding' column represent the Mode Bits [3:0] of the Endpoint Mode Registers (Table 78 and Table 79). The endpoint modes determine how the SIE responds to different tokens that the host sends to the endpoints. For example, if the Mode Bits [3:0] of the Endpoint 0 Mode Register are set to '0001', which is NAK IN/OUT mode, the SIE will send an ACK handshake in response to SETUP tokens and NAK any IN or OUT tokens.

### SETUP, IN, and OUT Columns

Depending on the mode specified in the 'Encoding' column, the 'SETUP', 'IN', and 'OUT' columns contain the SIE's responses when the endpoint receives SETUP, IN, and OUT tokens, respectively.

A 'Check' in the Out column means that upon receiving an OUT token the SIE checks to see whether the OUT is of zero length and has a Data Toggle (Data1/0) of 1. If these conditions are true, the SIE responds with an ACK. If any of the above conditions is not met, the SIE will respond with either a STALL or Ignore.

A 'TX Count' entry in the IN column means that the SIE will transmit the number of bytes specified in the Byte Count Bit [3:0] of the Endpoint Count Register (Table 77) in response to any IN token.



# Details of Mode for Differing Traffic Conditions

Cont	rol Endp	oint														
SIE		Bus Ev	ent		SIE	EF	90 N	loc	le R	egister	EP0 C	Count R	egister	EP0	Interrupt	Comments
Mode	Token	Count	Dval	D0/1	Response	S	Ι	0	Α	MODE	DTOG	DVAL	COUNT	FIFO		
DISA	BLED															I.
0000	х	х	х	х												Ignore All
STALL	_IN_OUT					1										-
0011	SETUP	>10	х	х										junk		Ignore
0011	SETUP	<=10	invalid	х										junk		Ignore
0011	SETUP	<=10	valid	х	ACK	1			1	0001	update	1	update	data	Yes	ACK SETUP
0011	IN	х	х	х	STALL											Stall IN
0011	OUT	>10	х	х												Ignore
0011	OUT	<=10	invalid	х												Ignore
0011	OUT	<=10	valid	х	STALL											Stall OUT
NAK_II	N_OUT															I.
0001	SETUP	>10	х	х										junk		Ignore
0001	SETUP	<=10	invalid	х										junk		Ignore
0001	SETUP	<=10	valid	х	ACK	1			1	0001	update	1	update	data	Yes	ACK SETUP
0001	IN	х	х	х	NAK											NAK IN
0001	OUT	>10	х	х												Ignore
0001	OUT	<=10	invalid	х												Ignore
0001	OUT	<=10	valid	х	NAK											NAK OUT
ACK_II	N_STATU	S_OUT			1								1			•
1111	SETUP	>10	х	х										junk		Ignore
1111	SETUP	<=10	invalid	х										junk		Ignore
1111	SETUP	<=10	valid	х	ACK	1			1	0001	update	1	update	data	Yes	ACK SETUP
1111	IN	х	х	х	TX											Host Not ACK'd
1111	IN	х	х	х	TX		1		1	0001					Yes	Host ACK'd
1111	OUT	>10	х	х												Ignore
1111	OUT	<=10	invalid	х												Ignore
1111	OUT	<=10, <>2	valid	х	STALL					0011					Yes	Bad Status
1111	OUT	2	valid	0	STALL					0011					Yes	Bad Status
1111	OUT	2	valid	1	ACK			1	1	0010	1	1	2		Yes	Good Status
STATU	S_OUT															
0010	SETUP	>10	х	х										junk		Ignore
0010	SETUP	<=10	invalid	х										junk		Ignore
0010	SETUP	<=10	valid	х	ACK	1			1	0001	update	1	update	data	Yes	ACK SETUP
0010	IN	х	х	х	STALL					0011					Yes	Stall IN
0010	OUT	>10	Х	х												Ignore
0010	OUT	<=10	invalid	х												Ignore
0010	OUT	<=10, <>2	valid	х	STALL					0011					Yes	Bad Status
0010	OUT	2	valid	0	STALL					0011					Yes	Bad Status
0010	OUT	2	valid	1	ACK			1	1		1	1	2		Yes	Good Status
ACK_C	DUT_STAT	rus_in														
1011	SETUP	>10	Х	х										junk		Ignore
1011	SETUP	<=10	invalid	х										junk		Ignore
1011	SETUP	<=10	valid	х	ACK	1			1	0001	update	1	update	data	Yes	ACK SETUP
1011	IN	х	х	х	TX 0											Host Not ACK'd

www.DataSheet4U.com



# Details of Mode for Differing Traffic Conditions (continued)

1011	IN	x	х	x	TX 0		1		1	0011					Yes	Host ACK'd
1011	OUT	>10	x	x			-							junk		Ignore
1011	OUT	<=10	invalid	x					-					junk		Ignore
1011	OUT	<=10	valid	x	ACK			1	1	0001	update	1	update	data	Yes	Good OUT
STATU		<b>L</b> =10	Valia	~	Non				<u> </u>	0001	upuuto	· ·	upudio	uulu	100	0000 001
0110	SETUP	>10	х	х										junk		Ignore
0110	SETUP	<=10	invalid	х										junk		Ignore
0110	SETUP	<=10	valid	х	ACK	1			1	0001	update	1	update	data	Yes	ACK SETUP
0110	IN	x	х	х	TX 0											Host Not ACK'd
0110	IN	х	х	х	TX 0		1		1	0011					Yes	Host ACK'd
0110	OUT	>10	х	х												Ignore
0110	OUT	<=10	invalid	х												Ignore
0110	OUT	<=10	valid	х	STALL					0011					Yes	Stall OUT
Data	Out End	points	•										<u> </u>		•	•
SIE		Bus Ev	/ent		SIE	EF	P0 I	٨od	le R	egister	EP0 C	Count Re	gister	EP0	Interrupt	Comments
Mode	Token	Count	Dval	D0/1	Response	S	I	0	Α	MODE	DTOG	DVAL	COUNT	FIFO		
ACK O	UT (STAL	L Bit = 0)														•
1001	IN	х	x	х												Ignore
1001	OUT	>MAX	х	х										junk		Ignore
1001	OUT	<=MAX	invalid	invalid										junk		Ignore
1001	OUT	<=MAX	valid	valid	ACK				1	1000	update	1	update	data	Yes	ACK OUT
ACK O	-	L Bit = 1)														
1001	IN	х	х	х												Ignore
1001	OUT	>MAX	х	х												Ignore
1001	OUT	<=MAX	invalid	invalid												Ignore
1001	OUT	<=MAX	valid	valid	STALL											Stall OUT
NAK O		r		1	1	1					-		· · · · · ·		1	
1000	IN	x	х	х												Ignore
1000	OUT	>MAX	х	х												Ignore
1000	OUT	<=MAX	invalid	invalid												Ignore
1000	OUT	<=MAX	valid	valid	NAK							<u> </u>			If Enabled	NAK OUT
	In Endpo															
SIE		Bus Ev	r	1	SIE					legister		Count Re	-	EP0	Interrupt	Comments
Mode		Count	Dval	D0/1	Response	S	I	0	Α	MODE	DTOG	DVAL	COUNT	FIFO		
	I (STALL	-				1	1	—			<b></b>	. <u> </u>	,			I.
1101	OUT	х	х	х			<u> </u>			<u> </u>	<b> </b>	<u> </u>	<b></b>			Ignore
1101	IN	х	Х	х			<u> </u>		Ļ		<b> </b>	ļ	<b> </b>			Host Not ACK'd
1101	IN	X	Х	х	ТХ				1	1100		<u> </u>			Yes	Host ACK'd
	I (STALL	-	1	1		1	1		—		<b></b>		<b></b>		1	ı.
1101	OUT	х	х	х			<u> </u>			<u> </u>	<b> </b>	<u> </u>	<b></b>			Ignore
1101	IN	х	Х	х	STALL							<u> </u>		<u> </u>		Stall IN
NAK IN		1	1	1		1	-	<u> </u>	—		<b></b>		T1		1	l.
1100 1100	OUT	х	х	х				$\square$		ļ		<b> </b>				Ignore
	IN	х	х	х	NAK		1	1 '	1 '	1		1	1	1	If Enabled	



# **Register Summary**

Addr	Name	7	6	5	4	3	2	1	0	R/W	Default
00	P0DATA	P0.7	Reserved	Reserved	P0.4/INT2	P0.3/INT1	P0.2/INT0	Reserved	Reserved	bbbb	00000000
01	P1DATA	P1.7	P1.6/SMI SO	P1.5/SMO SI	P1.4/SCLK	P1.3/SSEL	P1.2/VREG	P1.1/D-	P1.0/D+	bbbbbbbb	00000000
02	P2DATA				Res			P2.1-	-P2.0	bbbbbbbb	00000000
07–09	P02CR- P04CR	Reserved	Reserved	Int Act Low	TTL Thresh	Reserved	Open Drain	Pull-up Enable	Output Enable	bbbbbb	00000000
0C	P07CR	Reserved	Int Enable	Int Act Low	TTL Thresh	Reserved	Open Drain	Pull-up Enable	Output Enable	-bbbbbbb	00000000
0D	P10CR	Reserved	Int Enable	Int Act Low		Reserved		Reserved	Output Enable	-bbb	00000000
0E	P11CR	Reserved	Int Enable	Int Act Low	Rese	erved	Open Drain	Reserved	Output Enable	-bbb-b	00000000
0F	P12CR	CLK Output	Int Enable	Int Act Low	TTL Thresh	Reserved	Open Drain	Pull-up Enable	Output Enable	bbbbbbbb	0000000
10	P13CR	Reserved	Int Enable	Int Act Low	3.3V Drive	High Sink	Open Drain	Pull-up Enable	Output Enable	-bbbbbbb	00000000
11–13	P14CR- P16CR	SPI Use	Int Enable	Int Act Low	3.3V Drive	High Sink	Open Drain	Pull-up Enable	Output Enable	bbbbbbbb	0000000
14	P17CR	Reserved	Int Enable	Int Act Low	TTL Thresh	High Sink	Open Drain	Pull-up Enable	Output Enable	-bbbbbbb	0000000
15	P2CR	Reserved	Int Enable	Int Act Low	TTL Thresh	Reserved	Open Drain	Pull-up Enable	Output Enable	-bbbbbbb	0000000
20	FRTMRL					ing Timer [7	-			bbbbbbbb	00000000
21	FRTMRH				Free-Runn	ing Timer [15	5:8]			bbbbbbbb	0000000
26	PITMRL				Prog Inter	val Timer [7:	0]			bbbbbbbb	0000000
27	PITMRH		Res	erved			Prog Interval	Timer [11:8]		bbbb	00000000
28	PIRL				Prog Ir	Interval [7:0]				bbbbbbbb	0000000
29	PIRH		Res	erved		Prog Interval [11:8]				bbbb	00000000
30	CPUCLKCR	Reserved	USB CLK/2 Disable	USB CLK Select		Reserved CPU CLK Select			CPU CLK Select	-bbb	00010000
31	ITMRCLKCR	TCAPCL	K Divider	TCAPC	LK Select	ITMRCI	K Divider	ITMRCL	K Select	bbbbbbbb	10001111
32	CLKIOCR		Reserved	l		Reserved		CLKOU	T Select	bbbbb	00000000
34	IOSCTR		foffset[2:0]				Gain[4:0]			bbbbbbbb	000ddddd
35	XOSCTR		Reserved			Reserved		Reserved	Mode	bbb-b	000ddd0d
36	LPOSCTR	32-KHz Low Power	Reserved	32-KHz Bi	as Trim [1:0]		32-KHz Fred	7 Trim [3:0]	1	b-bbbbbb	ddddddd
39	OSCLCKCR			R	eserved			Fine Tune Only	USB Osclock Disable	bb	00000000
3C	SPIDATA				SPI	Data[7:0]				bbbbbbbb	00000000
3D	SPICR	Swap	LSB First	Comr	n Mode	CPOL	CPHA	SCLK	Select	bbbbbbbb	00000000
40	USBCR	USB Enable			De	evice Addres	s[6:0]			bbbbbbbb	0000000
41	EP0CNT	Data Toggle	Data Valid	Res	erved		Byte Cou	unt[3:0]		bbbbbbbb	0000000
42	EP1CNT	Data Toggle	Data Valid	Res	erved		Byte Cou	unt[3:0]		bbbbbbbb	0000000
43	EP2CNT	Data Toggle	Data Valid		erved		Byte Cou	unt[3:0]		bbbbbbbb	0000000
44	EP0MODE	Setup rcv'd	IN rcv'd		ACK'd trans		Mode	[3:0]		ccccbbbb	0000000
45	EP1MODE	Stall	Reserved	NAK Int Enable	Ack'd trans		Mode			b-bcbbbb	0000000
	EP2MODE	Stall	Reserved	NAK Int Enable	Ack'd trans	ans Mode[3:0]				b-bcbbbb	0000000
46											
46 50–57	EPODATA			I	Endpoint 0	Data Buffer [	7:0]			bbbbbbbb	????????
				I 		Data Buffer [ Data Buffer [				bbbbbbbb	???????????????????????????????????????

www.DataSheet4U.com



# Register Summary (continued)

	Name	7	6	5	4	3	2	1	0	R/W	Default
73	VREGCR			R	eserved			Keep Alive	VREG Enable	bb	0000000
74	USBXCR	USB Pull-up Enable			Re	served			USB Force State	bb	0000000
DA	INT_CLR0	GPIO Port 1	Sleep Timer	INT1	GPIO Port 0	SPI Receive	SPI Transmit	INT0	POR/LVD	bbbbbbbb	00000000
DB	INT_CLR1	Reserved	Prog Interval Timer	1-ms Timer	USB Active	USB Reset	USB EP2	USB EP1	USB EP0	-bbbbbbb	0000000
DC	INT_CLR2	Reserved	Reserved	Reserved	GPIO Port 2	Reserved	INT2	16-bit Counter Wrap	Reserved	-bbbbbb-	0000000
DE	INT_MSK3	ENSWINT				Reserved	l			b	00000000
DF	INT_MSK2	Reserved	Reserved	Reserved	GPIO Port 2 Int Enable	Reserved	INT2 Int Enable	16-bit Counter Wrap Int Enable	Reserved	bbbb-	00000000
E1	INT_MSK1	Reserved	Prog Interval Timer Int Enable	1-ms Timer Int Enable	USB Active Int Enable	USB Reset Int Enable	USB EP2 Int Enable	USB EP1 Int Enable	USB EP0 Int Enable	bbbbbbbb	0000000
E0	INT_MSK0	GPIO Port 1 Int Enable	Sleep Timer Int Enable	INT1 Int Enable	GPIOPort0 Int Enable	SPI Receive Int Enable	SPI Transmit Int Enable	INT0 Int Enable	POR/LVD Int Enable	bbbbbbbb	0000000
E2	INT_VC		Pending Interrupt [7:0]							bbbbbbbb	0000000
E3	RESWDT									wwwwwww	0000000
	CPU_A				Temporary I	Register T1 [	7:0]				0000000
	CPU_X				)	<b>&lt;</b> [7:0]					0000000
	CPU_PCL				Program	Counter [7:0	)]				0000000
	CPU_PCH				Program	Counter [15:8	8]				0000000
	CPU_SP				Stack F	Pointer [7:0]					0000000
-	CPU_F		Reserved		XOI	Super	Carry	Zero	Global IE	brwww	00000010
FF	CPU_SCR	GIES	Reserved	WDRS	PORS	Sleep	Reserved	Reserved	Stop	r-ccbb	00010000
1E0	OSC_CR0	Rese	erved	No Buzz	Sleep Ti	mer [1:0]	CP	U Speed [2:0	0]	bbbbbb	0000000
1E3	LVDCR	Rese	erved	PORL	EV[1:0]	Reserved		VM[2:0]		bb-bbbb	0000000
.=0	ECO_TR	Sleep Duty	v Cycle [1:0]			Res	served			bb	0000000
1EB				R	eserved			LVD	PPOR	rr	0000000



### **Radio Function Register Descriptions**

All registers are read and writeable, except where noted. Registers may be written to or read from either individually or in sequential groups. A single-byte read or write reads or writes from the addressed register. Incrementing burst read and write is a sequence that begins with an address, and then reads or writes to/from each register in address order for as long as clocking continues. It is possible to repeatedly read (poll) a single register using a non-incrementing burst read.

These registers are managed and configured over SPI by the user firmware running in the microcontroller function.

#### **Table 83.Register Map Summary**

Address	Mnemonic	b7	b6	b5	b4	b3	b2	b1	b0	Default <sup>[4]</sup>	Access <sup>[4]</sup>
0x00	CHANNEL_ADR	Not Used				Channel				-1001000	-bbbbbbb
0x01	TX_LENGTH_ADR		I		TX	Length				00000000	bbbbbbbb
0x02	TX_CTRL_ADR	TX GO	TX CLR	TXB15 IRQEN	TXB8 IRQEN	TXB0 IRQEN	TXBERR IRQEN	TXC IRQEN	TXE IRQEN	00000011	bbbbbbbb
0x03	TX_CFG_ADR	Not Used	Not Used	DATA CODE LENGTH	DATA	MODE		PA SETTING	•	000101	bbbbbb
0x04	TX_IRQ_STATUS_ADR	OS IRQ	LV IRQ	TXB15 IRQ	TXB8 IRQ	TXB0 IRQ	TXBERR IRQ	TXC IRQ	TXE IRQ	10111000	rrrrrrr
0x05	RX_CTRL_ADR	RX GO	RSVD	RXB16 IRQEN	RXB8 IRQEN	RXB1 IRQEN	RXBERR IRQEN	RXC IRQEN	RXE IRQEN	00000111	bbbbbbbb
0x06	RX_CFG_ADR	AGC EN	LNA	ATT	HILO	FASTTURN EN	Not Used	RXOW EN	VLD EN	10010-10	bbbbb-bb
0x07	RX_IRQ_STATUS_ADR	RXOW IRQ	SOFDET IRQ	RXB16 IRQ	RXB8 IRQ	RXB1 IRQ	RXBERR IRQ	RXC IRQ	RXE IRQ	00000000	brrrrrr
0x08	RX_STATUS_ADR	RX ACK	PKT ERR	EOP ERR	CRC0 Bad CRC RX Code RX Data Mode					00001	rrrrrrr
0x09	RX_COUNT_ADR	I				Count		00000000	rrrrrrr		
0x0A	RX_LENGTH_ADR				RX	Length		00000000	rrrrrrr		
0x0B	PWR_CTRL_ADR	PMU EN	LVIRQ EN	PMU MODE FORCE						10100000	bbb-bbbb
0x0C	XTAL_CTRL_ADR	XOU	JT FN	XSIRQ EN	Not Used	Not Used		FREQ		000100	bbbbbb
0x0D	IO_CFG_ADR	IRQ OD	IRQ POL	MISO OD	XOUT OD	PACTL OD	PACTL GPIO	SPI 3PIN	IRQ GPIO	00000000	bbbbbbbb
0x0E	GPIO_CTRL_ADR	XOUT OP	MISO OP	PACTL OP	IRQ OP	XOUT IP	MISO IP	PACTL IP	IRQ IP	0000	bbbbrrrr
0x0F	XACT_CFG_ADR	ACK EN	Not Used	FRC END	END STATE ACK TO					1-000000	b-bbbbbb
0x10	FRAMING_CFG_ADR	SOP EN	SOP LEN	LEN EN	SOP TH					10100101	bbbbbbbb
0x11	DATA32_THOLD_ADR	Not Used	Not Used	Not Used	Not Used TH32					0100	bbbb
0x12	DATA64 THOLD ADR	Not Used	Not Used	Not Used	TH64					01010	bbbbb
0x13	RSSI ADR	SOP	Not Used	LNA				0-100000	r-rrrrr		
0x14	EOP_CTRL_ADR	HEN		HINT	RSSI EOP					10100100	bbbbbbbb
0x15	CRC SEED LSB ADR		1		CRC SEED LSB					00000000	bbbbbbbb
0x16	CRC SEED MSB ADR				CRC S	EED MSB				00000000	bbbbbbbb
0x17	TX_CRC_LSB_ADR					C LSB					rrrrrrr
0x18	TX_CRC_MSB_ADR					C MSB					rrrrrrr
0x19	RX CRC LSB ADR				-	C LSB				11111111	rrrrrrr
0x10	RX CRC MSB ADR	[			-	C MSB				11111111	rrrrrrrr
0x1A 0x1B	TX_OFFSET_LSB_ADR					IM LSB				00000000	bbbbbbbb
0x1D 0x1C	TX_OFFSET_MSB_ADR	Not Used	Not Used	Not Used	Not Used		OTD.	IM MSB		0000	bbbb
0x1C 0x1D	MODE OVERRIDE ADR	RSVD	RSVD	FRC SEN		AWAKE	Not Used	Not Used	RST	000000	wwwww
0x1E	RX_OVERRIDE_ADR	ACK RX	RXTX DLY	MAN RXACK	FRC	DIS CRC0	DIS RXCRC	ACE	Not Used	000000-	bbbbbbb-
0x1F	TX OVERRIDE ADR	ACK TX	FRC PRE	RSVD	MAN	OVRD ACK	DIS TXCRC	RSVD	TX INV	00000000	bbbbbbbb
0x27	CLK_OVERRIDE_ADR	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RXF	RSVD	00000000	wwwwwwww
0x28	CLK EN ADR	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RXF	RSVD	00000000	WWWWWWWW
0x29	RX ABORT ADR	RSVD	RSVD	ABORT EN	RSVD	RSVD	RSVD	RSVD	RSVD	00000000	wwwwwwww
0x32	AUTO CAL TIME ADR		norb	ABORT ER	-	L TIME MAX			norb	00000011	WWWWWWWW
0x35	AUTO_CAL_OFFSET_ADR			AI		FFSET_MINU	S 4			00000000	wwwwwww
0x39	ANALOG_CTRL_ADR	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	ALL SLOW	00000000	WWWWWWW
Register Fil		1.010	1.070	NOVE	1.070	1.570	NOVD	NOVD	, LE 02017	0000000	** ** ** ** W W W W
0x20	TX BUFFER ADR				TX B	uffer File					WWWWWWWW
0x20 0x21	RX BUFFER ADR				RX Buffer File						rrrrrrr
0x21 0x22	SOP_CODE_ADR				SOP Code File						
0x22 0x23					Data Code File					Note 5	bbbbbbbb
	DATA_CODE_ADR									Note 6	bbbbbbbb
0x24	PREAMBLE_ADR				Preamble File					Note 7	bbbbbbbb
0x25	MFG_ID_ADR	·			MFG	ID File				NA	rrrrrrr

Notes

b = read/write, r = read only, w = write only, - = not used, default value is undefined.
 SOP\_CODE\_ADR default = 0x17FF9E213690C782.
 DATA\_CODE\_ADR default = 0x02F9939702FA5CE3012BF1DB0132BE6F.

7. PREAMBLE\_ADR default = 0x333302.



Mnemonic		CH	ANNEL_ADR				Address	0x00
Bit	7	6	5	4	3	2	1	0
Default	-	1	0	0	1	0	0	0
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	Not Used				Channel	1	II	
Dito 6:0 Th	is field colorts t	ha abannal OvO		- Over anto 24		above Over are	المعقب والتعاري	

Bits 6:0 This field selects the channel. 0x00 sets 2400 MHz; 0x62 sets 2498 MHz. Values above 0x62 are not valid. The default channel is a fast channel above the frequency typically used in non-overlapping WiFi systems. Any write to this register will impact the time it takes the synthesizer to settle.

fast (100-µs) - 0 3 6 9 12 15 18 21 24 27 30 33 36 39 42 45 48 51 54 57 60 63 66 69 72 96

 $\begin{array}{l} \mbox{medium (180-$\mu$s)} - 2\ 4\ 8\ 10\ 14\ 16\ 20\ 22\ 26\ 28\ 32\ 34\ 38\ 40\ 44\ 46\ 50\ 52\ 56\ 58\ 62\ 64\ 68\ 70\ 74\ 76\ 78\ 80\ 82\ 84\ 86\ 88\ 90\ 92\ 94 \\ \mbox{slow (270-$\mu$s)} - 1\ 5\ 7\ 11\ 13\ 17\ 19\ 23\ 25\ 29\ 31\ 35\ 35\ 37\ 41\ 43\ 47\ 49\ 53\ 55\ 59\ 61\ 65\ 67\ 71\ 73\ 75\ 77\ 79\ 81\ 83\ 85\ 87\ 89\ 91\ 93\ 95\ 97 \\ \mbox{Usable channels subject to regulation.} \end{array}$ 

Do not access or modify this register during Transmit or Receive.

Mnemonic		TX_I	ENGTH_ADR		Address	0x01					
Bit	7	6	5	4	3	2	1	0			
Default	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Function				TX Le	ength						
Bits 7:0 This register sets the length of the packet to be transmitted. A length of zero is valid, and will transmit a packet with SOP, length and CRC16 fields (if enabled), but no data field. Packet lengths of more than 16 bytes will require that some data bytes be written after transmission of the packet has begun. Typically, length is updated prior to setting TX GO. The maximum packet length for all packets is 40 bytes except for framed 64-chip DDR where the maximum packet length is 16 bytes.											
Maximum packe	t length is limited	d by the delta be	tween the trans	smitter and rece	iver crystals of	60-ppm or bette	er.				

Mnemonic	;		T.	X_CTRL_ADR				Address	0x02
Bit		7	6	5	4	3	2	1	0
Default		0	0	0	0	0	0	1	1
Read/Write		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function		TX GO	TX CLR	TXB15 IRQEN	TXB8 IRQEN	TXB0 IRQEN	TXBERR IRQEN	TXC IRQEN	TXE IRQEN
Bit 7	aut is l the cha len	tomatically at th oaded after sett e length of the S annel in 8DR mo	e end of packet ting this bit, the OP code, the le ode with 32-chip ngth byte) = 228	transmission. T length of time a ngth of preamb o SOP codes the	he transmit buff vailable to load le, and the pack e time available	fer may be load the buffer depen tet data rate. Fo is 100 μs (syntl	ed either before nds on the start r example, if sta h start) + 32 μs	as no effect. This or after setting ing state (sleep, arting from idle n (preamble) + 64 ission of the len	this bit. If data idle or synth), node on a fast μs (SOP
Bit 6	ma set	iy be retransmit ting this bit if Τλ	ted by setting T K GO is set after	X GO and not so the new packe	etting this bit. A t is loaded to the	new transmit pa e buffer. If the T	acket may be lo X_BUFFER_AD	o effect. The pre aded and transr DR is to be loade er and before TX	nitted without ed after the TX
Bit 5	Bu	ffer Not Full Inte	errupt Enable. S	ee TX_IRQ_ST	ATUS_ADR for	description.			
Bit 4	Bu	ffer Half Empty	Interrupt Enable	e. See TX_IRQ_	_STATUS_ADR	for description.			
Bit 3	Bu	ffer Empty Inter	rupt Enable. Se	e TX_IRQ_STA	TUS_ADR for d	escription.			
Bit 2	Bu	ffer Error Interru	upt Enable. See	TX_IRQ_STAT	US_ADR for de	scription.			
Bit 1		ansmission Corr together.	nplete Interrupt I	Enable. See TX	_IRQ_STATUS_	_ADR for descri	ption. TXC IRQ	EN and TXE IRC	QEN must be
Bit 0		ansmit Error Inte jether.	errupt Enable. S	ee TX_IRQ_ST	ATUS_ADR for	description. TX	C IRQEN and T	XE IRQEN mus	t be set



Mnemonic				TX_CFG_ADR				Address	0x03		
Bit		7	6	5	4	3	2	1	0		
Default	fault 0 0 0 1 0					1					
Read/Write		-	-	R/W	R/W	R/W	R/W	R/W	R/W		
Function		Not Used	Not Used	Data Code Length	Data	Mode		PA Setting			
Bit 5		0		0	_	—	•	n of the packet.	This bit is		
Bits 4:3			ed when the data mode is set to GFSK. 1 = 64 chip codes, 0 = 32 chip codes. Mode. This field sets the data transmission mode. 00 = 1-Mbps GFSK, 01 = 8DR Mode, 10 = DDR Mode, 11 = SDR Mode. ecommended that firmware sets the ALL SLOW bit in register ANALOG_CTRL_ADR when using GFSK data rate mode.								
Bits 2:0	PA Setting. This field sets the transmit signal strength. $0 = -30$ dBm, $1 = -25$ dBm, $2 = -20$ dBm, $3 = -15$ dBm, $4 = -10$ dBm, $5 = -5$ dBm, $6 = 0$ dBm, $7 = +4$ dBm.							4 = −10 dBm,			

Mnemonic		TX_IRQ_	STATUS_ADR				Address	0x04
Bit	7	6	5	4	3	2	1	0
Default	1	0	1	1	1	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Function	OS IRQ	LV IRQ	TXB15 IRQ	TXB8 IRQ	TXB0 IRQ	TXBERR IRQ	TXC IRQ	TXE IRQ
Bit 6 Lo in Bit 5 B Bit 4 B Bit 3 B Bit 3 B Bit 2 B en	r more bits in this ue at different tin	s register is set nes in response e to an exceptio RQ Status. This upt Status. This atically disabled errupt Status. Th Interrupt Status rupt Status. This nber of bytes rei	and the corresp to a single even n does not leaven bit is set when bit is set when whenever the F his bit is set when . This bit is set when s bit is set at an IRQ is triggered maining to be tra	onding IRQ enant). In particular, e the device in a the internal crys the voltage on N PMU is disabled enever there are whenever there y time that the t I by either of two ansmitted is great	able bit is also s , standard error an inconsistent s tal oscillator have $V_{BAT}$ is below th . When enabled a 15 or fewer by are 8 or fewer by ransmit buffer is o events: (1) Wh ater than zero; (	et. Status bits an handling is only state. s settled (synthe e LVI threshold I, this bit reflects tes remaining in bytes remaining s empty. hen the transmit 2) When a byte	re non-atomic (d effective if the p esizer sequence (see PWR_CTL the voltage on ' the transmit but in the transmit but buffer (TX_BUF	ifferent flags premature starts). _ADR). This V <sub>BAT</sub> . ifer. puffer.
ei ei m te oo ei a T Bit 0 Ti	ransmission Com habled then this in habled, this internal ay change value r returns TXC IR courred by exam ror in transmissi second read to t XC IRQ and TXE ransmit Error Inte ansaction mode. ears this bit.	interrupt is triggered at different time Q = 1 and TXE ining the status on. If the first re- his register for a E IRQ.	ered immediate at the end of a sin response to IRQ = 0 then fir of TXE. There c ad of this registe given transacti	ly after transmis transaction. Rea o a single event mware must ex can be a case w er returns TXC I on. If an ACK is red when there	ision of the last ading this regist . If transaction r ecute a second hen this bit is no RQ = 1 and $TXIreceived RXC Iis an error in tra$	bit of the CRC1 er clears this bit node is enabled read to this reg ot triggered whe E IRQ = 1 then t IRQ and RXE IR	6. If transaction TXC IRQ and <sup>-1</sup> and the first realister to determine the firmware mutual RQ may be assent interrupt is only	mode is TXE IRQ flags id of this regis- e if an error nd there is an st not execute ted instead of



Mnemonic		R	X_CTRL_ADR				Address	0x05
Bit	7	6	5	4	3	2	1	0
Default	0	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Function	RX GO	RSVD	RXB16 IRQEN	RXB8 IRQEN	RXB1 IRQEN	RXBERR IRQEN	RXC IRQEN	RXE IRQEN
Bit 7 S v r F	Non-atomic (diffe Start Receive. Se vill start automati ecommended me RX_COUNT_ADF RX_ABORT_ADF	tting this bit cau cally after this bi ethod to exit rec R bytes from RX	ses the device to t is set. Firmwar eive mode wher _BUFFER_ADF	o transition to re re must never cl n an error has or	ceive mode. If ne ear this bit. This ccurred is to force	ecessary, the cr bit must not be ce END STATE a	set until after it so and then dummy	elf clears. The read all

Bit 6 Start of Packet Detect Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.

- Bit 5 Buffer Full Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.
- Bit 4 Buffer Half Empty Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.
- Bit 3 Buffer Not Empty Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.

Bit 2 Buffer Error Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.

- Bit 1 Packet Reception Complete Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.
- Bit 0 Receive Error Interrupt Enable. See RX\_IRQ\_STATUS\_ADR for description.

Mnemonic		I	RX_CFG_ADR				Address	0x06
Bit	7	6	5	4	3	2	1	0
Default	1	0	0	1	0	-	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	-	R/W	R/W
Function	AGC EN	LNA	ATT	HILO	FAST TURN EN	Not Used	RXOW EN	VLD EN
Status bits are	e non-atomic (differ	ent flags may c	hange value at o	different times ir	n response to a	single event).		
Bit 7 Bit 6	Automatic Gain Co When this bit is clo tion. It is recomme may receive data Low Noise Amplifi	eared the LNA is ended that this b from a device us	s controlled mar it be disabled a sing an external	nually using the nd bit 6 (LNA) b PA to transmit	LNA bit. Typical e enabled unles signals at >+4 d	l applications w s the device wi Bm.	ill clear this bit d Il be used in a sy	uring initializa- vstem where it
	when AGC EN is s receive mode is sl	set, this bit has r	o effect. Setting	this bit enables	the LNA; cleari	ing this bit disat	oles the LNA. De	
Bit 5	Receive Attenuator the receiver so that LNA is manually d	at only very stror	•					
Bit 4	HILO. When FAST selected, or the lo receiver and shou initialization.	w frequency. 1 =	= hi; 0 = lo. Whe	n FAST TURN	EN is not enable	ed this also con	trols the highlow	bit to the
Bit 3	Fast Turn Mode E above the RX Syn turnaround, becau sizer resettling per bits are automatic will set this bit dur	thesizer frequer use the same sy riod between tra ally inverted to o	ncy or 1 MHz be nthesizer freque insmit and recei compensate for	elow the receive ency may be use ve. Note that wl	r synthesizer fre ed for both trans nen this bit is se	equency. Use of smit and receive t, and the HILC	f this mode allow e, thus eliminatin ) bit is cleared, re	s for very fast g the synthe- eceived data
Bit 1	Overwrite Enable. receive buffer are this bit is cleared, SOP conditions ar from the receive b	lost, and the ne then the receive e ignored, and i	w packet is load buffer may not	led into the rece be overwritten b	eive buffer. Whe by a new packet,	n this bit is set, and whenever	the RXOW IRQ the receive buffe	is enabled. If er is not empty
Bit 0	Valid Flag Enable. store valid flags. S				re only 8 bytes o	of data. The oth	er half of the buf	fer is used to



Mnemonic		RX_IRQ_	STATUS_ADR				Address	0x07				
Bit	7	6	5	4	3	2	1	0				
Default	0	0	0	0	0	0	0	0				
Read/Write	R/W	R	R	R	R	R	R	R				
Function	RXOW IRQ	RSVD	RXB16 IRQ	RXB8 IRQ	RXB1 IRQ	RXBERRIRQ	RXC IRQ	RXE IRQ				
	r more bits in thi ue at different tin transmission du eceive Overwrite	s register is set nes in response e to an exceptio e Interrupt Status	and the corresp to a single ever n does not leave s. This IRQ is tri	onding IRQ ena nt). In particular, e the device in a ggered when th	able bit is also s standard error an inconsistent receive buffer	et. Status bits ar handling is only state. r is overwritten b	re non-atomic (d effective if the p by a packet bein	ifferent flags premature g received				
		Receive Overwrite Interrupt Status. This IRQ is triggered when the receive buffer is overwritten by a packet being received before the previous packet has been read from the buffer. This bit is cleared by writing any value to this register. This condition is only possible when the RXOW EN bit in RX_CFG_ADR is set. This bit must be written '1' by firmware before the new packet										

- is only possible when the RXOW EN bit in RX\_CFG\_ADR is set. This bit must be written '1' by firmware before may be read from the receive buffer.
- Bit 6 Reserved. Must not be set.
- Bit 5 Receive Buffer Full Interrupt Status. This bit is set whenever the receive buffer is full, and cleared otherwise.
- Bit 4 Receive Buffer Half Full Interrupt Status. This bit is set whenever there are eight or more bytes remaining in the receive buffer. Firmware must read exactly eight bytes when reading RXB8 IRQ. It is possible, in rare cases, that the last byte of a packet may remain in the buffer even though the RXB1\_IRQ flag has cleared. This can ONLY happen on the last byte of a packet and only if the packet data is being read out of the buffer while the packet is still being received. The flag is trustworthy under all other conditions, and for all bytes prior to the last. When using RXB1\_IRQ and unloading the packet data during reception, the user should be sure to check the RX\_COUNT\_ADR value after the RXC/RXE is set and unload the last remaining byte if the number of bytes unloaded is less than the reported count, even though the RXB1\_IRQ is not set
- Bit 3 Receive Buffer Not Empty Interrupt Status. This bit is set at any time that there are 1 or more bytes in the receive buffer, and cleared when the receive buffer is empty. RXB1 IRQ must not be set when RXB8 IRQ is set and vice versa.
- Bit 2 Receive Buffer Error Interrupt Status. This IRQ is triggered in one of two ways: (1) When the receive buffer is empty and there is an attempt to read data; (2) When the receive buffer is full and more data is received. This flag is cleared when RX GO is set and a SOP is received.
- Bit 1 Packet Receive Complete Interrupt Status. This IRQ is triggered when a packet has been received. If transaction mode is enabled, then this bit is not set until after transmission of the ACK. If transaction mode is not enabled then this bit is set as soon as a valid packet is received. This bit is cleared when this register is read. RXC IRQ and RXE IRQ flags may change value at different times in response to a single event. There are cases when this bit is not triggered when ACK EN = 1 and there is an error in reception. Therefore, firmware should examine RXC IRQ, RXE IRQ, and CRC 0 to determine receive status. If the first read of this register returns RXC IRQ = 1 and RXE IRQ = 0 then firmware must execute a second read to this register to determine if an error occurred by examining the status of RXE IRQ. If the first read of this register returns RXC IRQ = 1 and RXE IRQ = 1 then the firmware must not execute a second read to this register for a given transaction.
- Bit 0 Receive Error Interrupt Status. This IRQ is triggered when there is an error in reception. It is triggered whenever a packet is received with a bad CRC16, an unexpected EOP is detected, a packet type (data or ACK) mismatch, or a packet is dropped because the receive buffer is still not empty when the next packet starts. The exact cause of the error may be determined by reading RX\_STATUS\_ADR. This bit is cleared when this register is read.



Mnemonic		RX_	STATUS_ADR				Address	0x08		
Bit	7	6	5	4	3	2	1	0		
Default	0	0	0	0	1	-	-	-		
Read/Write	R	R	R	R	R	R	R	R		
Function	RX ACK	PKT ERR	EOP ERR	CRC0	Bad CRC	RX Code	RX Data	a Mode		
at different time Bit 7	hat firmware does es in response to a RX Packet Type. T packet.	a single event).				,	0,	0		
	Receive Packet Ty packet type receiv	•								
I	Unexpected EOP. received. This bit i invalid bits detecte	s cleared when	SOP pattern for	r the next packe	t has been rece	0				
Bit 4	Zero-seed CRC16	. This bit is set	whenever the C	RC16 of the las	t received pack	et has a zero se	ed.			
Bit 3	Bad CRC16. This	bit is set when t	he CRC16 of th	e last received	packet is incorre	ect.				
		eive Code Length. This bit indicates the DATA_CODE_ADR code length used in the last correctly received packet. 64-chip code, 0 = 32-chip code.								
	Receive Data Mod 10 = DDR, 11 = No					ved packet. 00 :	= 1-Mbps GFSK	, 01 = 8DR,		

Mnemonic		RX_	COUNT_ADR				Address	0x09		
Bit	7	6	5	4	3	2	1	0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		
Function		RX Count								
Count bits are no Bits 7:0 The second	on-atomic (updat nis register conta		,							

This register contains the total number of payload bytes received during reception of the current packet. After packet reception is complete, this register will match the value in RX\_LENGTH\_ADR unless there was a packet error. This register is reset to 0x00 when RX\_LENGTH\_ADR is loaded. Count should not be read when RX\_GO = 1 during a transaction.

Mnemonic		RX_	LENGTH_ADR				Address	0x0A			
Bit	7	6	5	4	3	2	1	0			
Default	0	0	0	0	0	0	0	0			
Read/Write	R	R	R	R	R	R	R	R			
Function		RX Length									
Length bits a Bits 7:0	re non-atomic (differ This register conta detected). If there error is flagged.	ins the length f	ield which is upd	ated with the re	ception of a n	ew length field (s					



Mnemonic		PW	R_CTRL_ADR				Address	0x0B			
Bit	7	6	5	4	3	2	1	0			
Default	1	0	1	-	0	0	0	0			
Read/Write	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W			
Function	PMU EN	LVIRQ EN	PMU MODE FORCE	Not Used	LVI	ТН	PMU C	DUTV			
Bit 7	0	Power Management Unit (PMU) Enable. Setting this bit enables the PMU if PMU Mode Force (bit 5) is set, otherwise it has no effect. See PMU Mode Force bit (bit 5) description.									
Bit 6	Low Voltage Interrupt Enable. Setting this bit enables the LV IRQ interrupt. When this interrupt is enabled, if the V <sub>BAT</sub> voltage falls below the threshold set by LVI TH, then a low voltage interrupt will be generated. The LVI is not available when the device is in sleep mode. The LVI event on IRQ pin is automatically disabled whenever the PMU is disabled.										
Bit 5	PMU Mode Force then the PMU is a		•				bit (bit 7). If this	bit is not set,			
Bits 3:2	Low Voltage Inter 01 = 2.2V, 00 = P	•		ne voltage on V <sub>E</sub>	<sub>BAT</sub> at which the	LVI is triggered	. 11 = 1.8V, 10 =	2.0V,			
Bits 1:0	the PMU is active	PMU Output Voltage. This field sets the minimum output voltage of the PMU. $11 = 2.4V$ , $10 = 2.5V$ , $01 = 2.6V$ , $00 = 2.7V$ . When the PMU is active, the voltage output by the PMU on V <sub>REG</sub> will never be less than this voltage, provided that the total load on the V <sub>REG</sub> pin is less than the specified maximum value and the voltage in V <sub>BAT</sub> is greater than the specified minimum value.									
To force the o	chip to always enal 5 and clear bit 7.	· ·	• •	,.		ce the chip to a	lways disable the	e PMU set bit			
The sequence	e of writing the bits	in this register i	mpact the sleep	current I <sub>SB</sub> .							

Mnemonic			XTA	L_CTRL_ADR		0x0C				
Bit		7	6	5	4	3	2	1	0	
Default	0 0 0 1 0		0	0						
Read/Write		R/W	R/W	R/W	-	-	R/W R/W R/W			
Function		XOU	T FN	XSIRQ EN	Not Used	Not Used		FREQ		
Bits 7:6	XOUT Pin Function. This field selects between the different functions of the XOUT pin. 00 = Clock frequency set by XOUT FREQ; 01 = Active LOW PA Control; 10 = Radio data serial bit stream. If this option is selected and SPI is configured for 3-wire mode then the MISO pin will output a serial clock associated with this data stream; 11 = GPIO. To disable this output, set to GPIO mode, and set the GPIO state in IO CFG ADR.									
Bit 5		Crystal Stable Interrupt Enable. This bit enables the OS IRQ interrupt. When enabled, this interrupt generates an IRQ event when the crystal has stabilized after the device has woken from sleep mode. This event is cleared by writing zero to this bit.								
Bits 2:0		COUT Frequency. This field sets the frequency output on the XOUT pin when XOUT FN is set to 00. $0 = 12$ MHz, $1 = 6$ MHz, $2 = 3$ MHz, $3 = 1.5$ MHz, $4 = 0.75$ MHz; other values are not defined.								



Mnemonic			IO_CFG_ADR				Address	0x0D		
Bit	7	6	5	4	3	2	1	0		
Default	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Function	IRQ OD	IRQ POL	MISO OD	XOUT OD	PACTL OD	PACTL GPIO	SPI 3PIN	IRQ GPIO		
Bit 7	D pin as an input, f IRQ Pin Drive Str as a standard CM	ength. Setting th IOS output, with	is bit configures the output '1' di	the IRQ pin as ive voltage beir	an open drain on open drain on open drain of the head and	output. Clearing / <sub>IO</sub> pin voltage.	this bit configure	es the IRQ pin		
Bit 6	IRQ Polarity. Sett polarity to be activ	0 0	gures the IRQ si	gnal polarity to	be active HIGH	. Clearing this bi	it configures the	IRQ signal		
Bit 5	MISO Pin Drive S MISO pin as a sta	0 0	0	•	•	•	0	gures the		
Bit 4	XOUT Pin Drive S XOUT pin as a st	0 0	0		•		0	figures the		
Bit 3	PACTL Pin Drive PACTL pin as a s							onfigures the		
Bit 2	PACTL Pin Funct	ion. When this b	it is set the PAC	TL pin is availa	ble for use as a	GPIO.				
Bit 1		PI Mode. When this bit is cleared, the SPI interface acts as a standard 4-wire SPI Slave interface. When this bit is set, the SPI terface operates in '3-Wire Mode' combining MISO and MOSI on the same pin (SDAT), and the MISO pin is available as a PIO pin.								
	IRQ Pin Function figurable in IRQ F onto the MOSI pin	OL. When this t	oit is set, the IRC	ָ ג pin is available	e for use as a G	PIO pin, and the	e IRQ function is	s multiplexed		

Mnemonic		GPI	O_CTRL_ADR				Address	0x0E
Bit	7	6	5	4	3	2	1	0
Default	0	0	0	0	-	-	-	-
Read/Write	R/W	R/W	R/W	R/W	R	R	R	R
Function	XOUT OP	MISO OP	PACTL OP	IRQ OP	XOUT IP	MISO IP	PACTL IP	IRQ IP
Bit 7         X           Bit 6         M           Bit 5         P           Bit 4         IF           Bit 3         X           Bit 2         M           Bit 1         P	pin as an input, ti OUT Output. Wh IISO Output. Wh ACTL Output. W RQ Output. Wher OUT Input. Wher IISO Input. Wher ACTL Input. When t	ten the XOUT pi en the MISO pir hen the PACTL in the IRQ pin is in the XOUT pin in the MISO pin i en the PACTL pi	in is configured n is configured to pin is configure configured to be is configured to s configured to in is configured	to be a GPIO, th o be a GPIO, th d to be a GPIO, e a GPIO, the st o be a GPIO, the to be a GPIO, the to be a GPIO, th	he state of this b e state of this bi the state of this ate of this bit se e state of this bit state of this bit ne state of this b	bit sets the output t sets the output s bit sets the output sts the output sta reflects the volt reflects the volta bit reflects the volta	ut state of the Xi t state of the Mi put state of the ate of the IRQ pi tage on the XOL age on the MISC oltage on the PA	OUT pin. SO pin. PACTL pin. in. JT pin. ) pin.



Mnemonic			XA	CT_CFG_ADR				Address	0x0F		
Bit		7	6	5	4	3	2	1	0		
Default		1	-	0	0	0	0	0	0		
Read/Write	e R/W - R/W R/W R/W R/W					R/W	R/W				
Function		ACK EN	Not Used	FRC END		END STATE		ACK	ТО		
Bit 7	Acknowledge Enable. When this bit is set, an ACK packet is automatically transmitted whenever a valid packet is received; in this case the device is considered to be in transaction mode. After transmission of the ACK packet, the device automatically transitions to the END STATE. When this bit is cleared, the device transitions directly to the END STATE immediately after the end of packet transmission.										
Bit 5	Force End State. Setting this bit forces a transition to the state set in END STATE. By setting the desired END STATE at the same time as setting this bit the device may be forced to immediately transition from its current state to any other state. This bit is automatically cleared upon completion.										
Bits 4:2	is automatically cleared upon completion. Transaction End State. This field defines the mode to which the device transitions after receiving or transmitting a packet. 000 = Sleep Mode; 001 = Idle Mode; 010 = Synth Mode (TX); 011 = Synth Mode (RX); 100 = RX Mode. In normal use, this field will typically be set to 000 or 001 when the device is transmitting packets and 100 when the device is receiving packets. Note that when the device transitions to receive mode as an END STATE, the receiver must still be armed by setting RX GO before the device can begin receiving data. If the system only support packets <=16 bytes then firmware should examine RXC IRQ and RXE IRQ to determine the status of the packet. If the system supports packets > 16 bytes ensure that END STATE is not sleep,										
Bits 1:0	force RXF = 1, perform receive operation, force RXF = 0, and if necessary set END STATE back to sleep. ACK Timeout. When the device is configured for transaction mode, this field sets the timeout period after transmission of a packet during which an ACK must be correctly received in order to prevent a transmit error condition from being detected. This timeout period is expressed in terms of a number of SOP_CODE_ADR code lengths; if SOP LEN is set, then the timeout period is this value multiplied by 64 $\mu$ s and if SOP LEN is cleared then the timeout is this value multiplied by 32 $\mu$ s. 00 = 4x, 01 = 8x, 10 = 12x, 11 = 15x the SOP_CODE_ADR code length. ACK_TO must be set to greater than 30 + Data Code Length (only for 8DR) + Preamble Length + SOP Code Length (x2).										

Mnemonic		FRAMI	NG_CFG_ADR				Address	0x10		
Bit	7	6	5	4	3	2	1	0		
Default	1	0	1	0	0	1	0	1		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Function	SOP EN	SOP LEN	LEN EN		I	SOP TH	1 1			
Bit 7	SOP Enable. When this bit is set, each transmitted packet begins with a SOP field, and only packets beginning with a valid SOP field will be received. If this bit is cleared, no SOP field will be generated when a packet is transmitted, and packet reception will begin whenever two successive correlations against the DATA_CODE_ADR code are detected.									
Bit 6	SOP PN Code Length. When this bit is set the SOP_CODE_ADR code length is 64 chips. When this bit is cleared the SOP_CODE_ADR code length is 32 chips.									
Bit 5	Packet Length En SOP field. In recei bit is cleared no pa requires user set I	ve mode, the 8 acket length fiel	bits immediately	following the S	OP field are inte	erpreted as the l	ength of the pack	et. When this		
Bits 4:0	SOP Correlator Threshold. This is the receive data correlator threshold used when attempting to detect a SOP symbol. There is a threshold for the SOP_CODE_ADR code. This (single) threshold is applied independently to each of SOP1 and SOP2 fields. There are then two thresholds for each of the 64-chip DATA_CODE_ADR codes and 32-chip DATA_CODE_ADR codes. When SOP LEN is set, all 5 bits of this field are used. When SOP LEN is cleared, the most significant bit is disregarded. Typical applications configure SOP TH = 04h for SOP32 and SOP TH = 0Eh for SOP64.									



Mnemonic		DATA32	_THOLD_ADR				Address	0x11		
Bit	7	6	5	4	3	2	1	0		
Default	-	-	-	-	0	1	0	0		
Read/Write	-	-	-	-	R/W R/W R/W R/W					
Function	Not Used	Not Used	Not Used	Not Used		Tŀ	132			
Bits 3:0:	2-chip Data PN Code Correlator Threshold. This register sets the correlator threshold used in DSSS modes when DATA ODE LENGTH (see TX_CFG_ADR) is set to 32. Typical applications configure TH32 = 05h.									

Mnemonic			DATA64	_THOLD_ADR				Address	0x12	
Bit		7	6	5	4	3	2	1	0	
Default		-	-	-	0	1	0	1	0	
Read/Write		-	-	-	R/W R/W R/W R/W					
Function	Not	Used	Not Used	Not Used			TH64			
	•	Chip Data PN Code Correlator Threshold. This register sets the correlator threshold used in DSSS modes when the DATA DDE LENGTH (see TX_CFG_ADR) is set to 64. Typical applications configure TH64 = 0Eh.								

Mnemonic			RSSI_ADR				Address	0x13
Bit	7	6	5	4	3	2	1	0
Default	0	-	1	0	0	0	0	0
Read/Write	R	-	R	R	R	R	R	R
Function	SOP	Not Used	LNA			RSSI		

A Received Signal Strength Indicator (RSSI) reading is taken automatically when an SOP symbol is detected. In addition, an RSSI reading is taken whenever RSSI\_ADR is read. The contents of this register are not valid after the device is configured for receive mode until either a SOP symbol is detected, or the register is read. The conversion can occur as often as once every 12 µs.

To measure the background RF signal strength on a channel before a packet has been received, the MCU should perform a 'dummy' read of this register, the results of which should be discarded. This 'dummy' read will cause an RSSI measurement to be taken, and therefore subsequent readings of the register will yield valid data.

- Bit 7 SOP RSSI Reading. When set, this bit indicates that the reading in the RSSI field was taken when a SOP symbol was detected. When cleared, this bit indicates that the reading stored in the RSSI field was triggered by a previous SPI read of this register.
- Bit 5 LNA State. This bit indicates the LNA state when the RSSI reading was taken. When cleared, this bit indicates that the LNA was disabled when the RSSI reading was taken; if set, this bit indicates that the LNA was enabled when the RSSI reading was taken.

Bits 4:0 RSSI Reading. This field indicates the instantaneous strength of the RF signal being received at the time that the RSSI reading was taken. A larger value indicates a stronger signal. The signal strength measured is for the RF signal on the configured channel, and is measured after the LNA stage.



Mnemonic		EO	P_CTRL_ADR				Address	0x14		
Bit	7	6	5	4	3	3 2 1				
Default	1	0	1	0	0	1	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Function	HEN		HINT			EC	OP			
	bit is set, then the of packet) conditio EOP Hint Enable. symbol periods set bytes. Use of this dition.	n is detected. When set, this et by the HINT fi	bit will cause an eld and the last	EOP to be deto two received by	ected if no corre	elations have be calculated CRC1	en detected for t 6 for all previou	the number of sly received		
Bits 6:4	,	P Hint Symbol Count. The minimum number of symbols of consecutive non-correlations at which the last two bytes are ecked against the calculated CRC16 to detect an EOP condition.								
Bits 4:0	EOP Symbol Cou	P Symbol Count. An EOP condition is deemed to exist when the number of consecutive non-correlations is detected.								

Mnemonic		CRC_SE	ED_LSB_ADR				Address	0x15	
Bit	7	6	5	4	3	2	1	0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function		CRC SEED LSB							
The CRC16 seed use a randomly s transmitter/receiv Bits 7:0 CF	selected CRC16	seed, the proba same SOP_C	ability of correctl ODE_ADR code	y receiving data s and channel.	a intended for a	different receive	a. If a transmitter er is 1/65535, eve	and receiver en if the other	

Mnemonic		CRC_SEE	D_MSB_ADR				Address	0x16			
Bit	7	6	5	4	3	2	1	0			
Default	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Function		CRC SEED MSB									
Bits 7:0 CF	RC16 Seed Mos	t Significant Byt	e. The MSB of t	he starting valu	e of the CRC1	6 calculation.					

Mnemonic		TX_CI	RC_LSB_ADR				Address	0x17		
Bit	7	6	5	4	3	2	1	0		
Default	-	-	-	-	-	-	-	-		
Read/Write	R	R	R	R	R	R	R	R		
Function		TX CRC LSB								
Bits 7:0	Calculated CRC16 LSB. The LSB of the CRC16 that was calculated for the last transmitted packet. This value is only valid after packet transmission is complete.									



Mnemonic		TX_CI	RC_MSB_ADR				Address	0x18
Bit	7	6	5	4	3	2	1	0
Default	-	-	-	-	-	-	-	-
Read/Write	R	R	R	R	R	R	R	R
Function				TX CR	C MSB			•
	Calculated CRC1			that was calcu	lated for the las	t transmitted pa	cket. This value	is only valid

Mnemonic		RX_CI	RC_LSB_ADR				Address	0x19		
Bit	7	6	5	4	3	2	1	0		
Default	1	1	1	1	1	1	1	1		
Read/Write	R	R	R	R	R	R	R	R		
Function		RX CRC LSB								
	eceived CRC16 eld matched the				received packe	t. This value is v	alid whether or r	not the CRC16		

Mnemonic		RX_CF	RC_MSB_ADR				Address	0x1A		
Bit	7	6	5	4	3	2	1	0		
Default	1	1	1	1	1	1	1	1		
Read/Write	R	R	R	R	R	R	R	R		
Function		RX CRC MSB								
		ived CRC16 MSB. The MSB of the CRC16 field from the last received packet. This value is valid whether or not the 16 field matched the calculated CRC16 of the received packet.								

Mnemonic		TX_OFFS	ET_LSB_ADR				Address	0x1B	
Bit	7	6	5	4	3	2	1	0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W R R R R R R							
Function		STRIM LSB							
to a d 0 is tt	he least significa o offset the transp tive value reduce ecreases the transp xAAB decreases typically used to be RX frequency ynthesizer freque	mit frequency of es the transmit f nsmit frequency the transmit fre avoid the need is offset 1 MHz	the device by u requency. A value by 732.6 Hz. A quency by 1 MH to change the s from the synthe	up to ±1.5 MHz. ue of +1 increas value of 0x0555 Hz. Typically, this synthesizer frequency	A positive value es the transmit 5 increases the s register is load uency when swit	e increases the t frequency by 73 transmit frequen ded with 0x55 du tching between	ransmit frequen 32.6 Hz; a value ncy by 1 MHz; a uring initializatior TX and RX. As t	cy, and a neg- of –1 value of n. This feature he IF = 1 MHz	
Synthesizer offs	set has no effect	on receive frequ	iency.						

Mnemonic	TX_OFFSET_MSB_ADR Address					0x1C			
Bit	7	6	5	4	3	2	1	0	
Default	-	-	-	-	0	0	0	0	
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W	
Function	Not Used	Not Used	Not Used	Not Used	STRIM MSB				
Bits 3:0 The most significant 4 bits of the synthesizer trim value. Typically, this register is loaded with 0x05 during initialization.									



Mnemonic	nonic MODE_OVERRIDE_ADR Address							0x1D	
Bit		7	6	5	4	3	2	1	0
Default		0	0	0	0	0	-	-	0
Read/Write		W	W	W	W	W	-	-	W
Function		RSVD	RSVD	FRC SEN	FRC AWAKE		Not Used	Not Used	RST
Bits 7	Re	eserved. Do not	write a 1 to the	se bits.			•	· ·	
Bits 5		anually Initiate S rrectly, the oscil		0		er to start. Clea	ring this bit has r	no effect. For this	bit to operate
Bits 4:3		orce Awake. For gardless of the B		•	•			tor to keep runnir	ng at all times
Bits 0	Reset. Setting this bit forces a full reset of the device. Clearing this bit has no effect.								

Mnemonic		RX_OV	ERRIDE_ADR				Address	0x1E	
Bit	7	6	5	4	3	2	1	0	
Default	0	0	0	0	0	0	0	-	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	
Function	ACK RX	RXTX DLY	MAN RXACK	FRC RXDR	DIS CRC0	DIS RXCRC	ACE	Not Used	
This register	provides the ability	to override som	e automatic fea	tures of the dev	ice.	•			
Bits 7	When this bit is se given channel whe				uency rather th	an the receive s	synthesizer frequ	uency for the	
Bits 6	When this bit is se	hen this bit is set and ACK EN is enabled, the transmission of the ACK packet is delayed by 20 $\mu$ s.							
Bits 5	Force Expected P ACK packet at the	21			e is in receive m	ode, the device	is configured to	receive an	
Bits 4	Force Receive Da receive data at the			0	nore the data ra	ate encoded in t	he SOP symbol	, and will	
Bits 3	Reject packets wit packets with a CR		-					nd accept only	
Bits 2		The RX CRC16 checker is disabled. If packets with CRC16 enabled are received, the CRC16 will be treated as payload data nd stored in the receive buffer.							
Bits 1	Accept Bad CRC1 CRC_SEED_LSB	0		•	•				

Mnemonic		TX_OV	ERRIDE_ADR				Address	0x1F	
Bit	7	6	5	4	3	2	1	0	
Default	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Function	ACK TX	FRC PRE	RSVD	MAN TXACK	OVRD ACK	DIS TXCRC	RSVD	TX INV	
This register	provides the ability	to override som	e automatic fea	tures of the dev	ice.	•			
Bits 7	When this bit is set, the device uses the receive synthesizer frequency rather than the transmit synthesizer frequency for the given channel when automatically entering transmit mode.								
Bits 6		Force Preamble. When this bit is set, the device will transmit a continuous repetition of the preamble pattern (see PREAMBLE ADR) after TX GO is set. This mode is useful for some regulatory approval procedures.							
Bits 5	Reserved. Do not	write a 1 to this	bit.						
Bits 4	Transmit ACK Pac	ket. When this	bit is set, the de	vice sends an A	CK packet whe	en TX GO is set.			
Bits 3	ACK Override. Us	e TX_CFG_ADI	R to determine t	he data rate and	d the CRC16 us	ed when transn	nitting an ACK p	acket.	
Bits 2	Disable Transmit CRC16. When set, no CRC16 field is present at the end of transmitted packets.								
Bits 1	Reserved. Do not	Reserved. Do not write a 1 to this bit.							
Bits 0	TX Data Invert. W	TX Data Invert. When this bit is set the transmit bitstream is inverted.							



	CLK_	OFFSET_ADR	Address					
7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	
W	W	W	W	W	W	W	W	
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RXF	RSVD	
rovides the ability	to override som	e automatic fea	tures of the dev	ice.				
Reserved. Do not	write a 1 to the	se bits.						
Force Receive Clo	ce Receive Clock							
leserved. Do not write a 1 to this bit.								
	RSVD rovides the ability Reserved. Do not Force Receive Clo	7     6       0     0       W     W       RSVD     RSVD       rovides the ability to override som       Reserved. Do not write a 1 to thes       Force Receive Clock	7     6     5       0     0     0       W     W     W       RSVD     RSVD     RSVD       rovides the ability to override some automatic fea       Reserved. Do not write a 1 to these bits.	0     0     0       W     W     W       RSVD     RSVD     RSVD       rovides the ability to override some automatic features of the dev       Reserved. Do not write a 1 to these bits.       Force Receive Clock	7     6     5     4     3       0     0     0     0     0       W     W     W     W     W       RSVD     RSVD     RSVD     RSVD     RSVD       rovides the ability to override some automatic features of the device.     Reserved. Do not write a 1 to these bits.       Force Receive Clock	7     6     5     4     3     2       0     0     0     0     0     0       W     W     W     W     W     W       RSVD     RSVD     RSVD     RSVD     RSVD       rovides the ability to override some automatic features of the device.       Reserved. Do not write a 1 to these bits.       Force Receive Clock	7     6     5     4     3     2     1       0     0     0     0     0     0     0       W     W     W     W     W     W     W       RSVD     RSVD     RSVD     RSVD     RSVD     RSVD       rovides the ability to override some automatic features of the device.       Reserved. Do not write a 1 to these bits.       Force Receive Clock	

Mnemonic			CLK_EN_ADR		Address	0x28					
Bit	7	6	5	4	3	2	1	0			
Default	0	0	0	0	0	0	0	0			
Read/Write	W	W	W	W	W	W	W	W			
Function	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RXF	RSVD			
This register p	This register provides the ability to override some automatic features of the device.										
Bits 7:2	Reserved. Do not	served. Do not write a 1 to these bits.									
Bits 1	Force Receive Clo	ock Enable. Typ	ical application v	will set this bit d	uring initialization	on.					

Bits 0 Reserved. Do not write a 1 to this bit.

Mnemonic		RX	_ABORT_ADR				Address	0x29			
Bit	7	6	5	4	3	2	1	0			
Default	0	0	0	0	0	0	0	0			
Read/Write	W	W	W	W	W	W	W	W			
Function	RSVD	RSVD	ABORT EN	RSVD	RSVD	RSVD	RSVD	RSVD			
This register p	rovides the ability	to override som	ne automatic feat	ures of the dev	ice.						
Bits 7:6	Reserved. Do not write a 1 to these bits.										
Bits 5	Receive Abort En	ceive Abort Enable.									
Bits 4:0	Reserved. Do not	served. Do not write a 1 to these bits.									

Mnemonic		AUTO_CA	L_TIME_ADR				Address	0x32	
Bit	7	6	5	4	3	2	1	0	
Default	0	0	0	0	0	0	1	1	
Read/Write	W	W	W	W	W	W	W	W	
Function	AUTO_CAL_TIME_MAX								
This register provides the ability to over-ride some automatic features of the device. Bits 7:0 Auto Cal Time Max. Firmware must write 3Ch to this register during initialization.									



Mnemonic		AUTO_CAL_0	OFFSET_ADR		Address	0x35				
Bit	7	6	5	4	3	2	1	0		
Default	0	0	0	0	0	0	0	0		
Read/Write	W	W	W	W	W	W	W	W		
Function	AUTO_CAL_OFFSET_MINUS_4									
This register provides the ability to override some automatic features of the device.										
Bits 7:0 Au										

Mnemonic		ANALO	G_CTRL_ADR				Address	0x39	
Bit	7	6	5	4	3	2	1	0	
Default	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
Function	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	ALL SLOW	
This register pr	This register provides the ability to over-ride some automatic features of the device.								
Bits 7:1 F	Reserved. Do not write a 1 to these bits.								
	Il Slow. When set, the synth settling time for all channels is the same as for slow channels. It is recommended that firmware et this bit when using GFSK data rate mode.								



#### **Register Files**

Files are written to or read from using non-incrementing burst read or write transactions. In most cases reading a file may be destructive; the file must be completely read, otherwise the contents may be altered.

Mnemonic	TX_BUFFER_ADR	Address	0x20
Length	16 Bytes	R/W	W
Default	0xXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		

The transmit buffer is a FIFO. Writing to this file adds a byte to the packet being sent. Writing more bytes to this file than the packet length in TX\_LENGTH\_ADR will have no effect, and these bytes will be lost after successful packet transmission. It is **NOT** possible to load two 8-byte packets into this register, and then transmit them sequentially by enabling the TX GO bit twice; this would have the effect of sending the first eight bytes twice.

Mnemonic	RX_BUFFER_ADR	Address	0x21
Length	16 Bytes	R/W	R
Default	0xXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		

The receive buffer is a FIFO. Received bytes may be read from this file register at any time that it is not empty, but when reading from this file register before a packet has been completely received care must be taken to ensure that error packets (for example with bad CRC16) are handled correctly.

When the receive buffer is configured to be overwritten by new packets (the alternative is for new packets to be discarded if the receive buffer is not empty), similar care must be taken to verify after the packet has been read from the buffer that no part of it was overwritten by a newly received packet while this file register is being read.

When the VLD EN bit in RX\_CFG\_ADR is set, the bytes in this file register alternate—the first byte read is data, the second byte is a valid flag for each bit in the first byte, the third byte is data, the fourth byte valid flag, and so on. In SDR and DDR modes the valid flag for a bit is set if the correlation coefficient for the bit exceeded the correlator threshold, and is cleared if it did not. In 8DR mode, the MSB of a valid flag byte indicates whether or not the correlation coefficient of the corresponding received symbol exceeded the threshold. The seven LSBs contain the number of erroneous chips received for the data.

Mnemonic	SOP_CODE_ADR	Address	0x22
Length	8 Bytes	R/W	R/W
Default	0x17FF9E213690C782		
these four bytes r are 64-chip code auto-correlation a file and used for When reading thi	thip SOP_CODE_ADR codes, only the first four bytes of t must be followed by four bytes of 'dummy' data. However, is s with good auto-correlation and cross-correlation propert and cross-correlation properties when used as 32-chip cor- both 32-chip and 64-chip SOP symbols. s file, all eight bytes must be read; if fewer than eight bytes 'bytes read. This applies to writes, as well.	a class of codes known as 'multiplicative codes' may be ies where the least significant 32 chips themselves hav des. In this case the same eight-byte value may be load	used; there ve good ded into this
Recommended S			
0x91CCF8E2910	CC373C		
0x0FA239AD0F	A1C59B		
0x2AB18FD22A	3064EF		
0x507C26DD50	7CCD66		
0x44F616AD441	F6E15C		
0x46AE31B646	AECC5A		
0x3CDC829E3C	DC78A1		
0x7418656F743	198EB9		
0x49C1DF62490	COB1DF		
0x72141A7F72			
Do not access or	modify this register during Transmit or Receive.		



Mnemonic	DATA_CODE_ADR	Address	0x23
Length	16 Bytes	R/W	R/W
Default	0x02F9939702FA5CE3012BF1DB0132BE6F		

This file is ignored when using the device in 1-Mbps GFSK mode. In 64-SDR mode, only the first eight bytes are used; in order to complete the file write process, these eight bytes must be followed by eight bytes of 'dummy' data. In 32-SDR mode, only four bytes are used, and in 32-DDR mode only eight bytes are used. In 64-DDR and 8DR modes, all sixteen bytes are used. Certain sixteen-byte sequences have been calculated that provide excellent auto-correlation and cross-correlation properties, and it is recommended that such sequences be used; the default value of this register is one such sequence. In typical applications, all devices use the same DATA\_CODE\_ADR codes, and devices and systems are addressed by using different SOP\_CODE\_ADR codes; in such cases it may never be necessary to change the contents of this register from the default value.

When reading this file, all sixteen bytes must be read; if fewer than sixteen bytes are read from the file, the contents of the file will have been rotated by the number of bytes read. This applies to writes, as well.

Typical applications should use the default code.

Do not access or modify this register during Transmit or Receive.

Mnemonic	PREAMBLE_ADR	Address	0x24
Length	3 Bytes	R/W	R/W
Default	0x333302		

Byte 1 – The number of repetitions of the preamble sequence that are to be transmitted. The preamble may be disabled by writing 0x00 to this byte.

Byte 2 - Least significant eight chips of the preamble sequence

Byte 3– Most significant eight chips of the preamble sequence

If using 64-SDR to communicate with CYWUSB69xx devices, set number of repetitions to four for optimum performance

When reading this file, all three bytes must be read; if fewer than three bytes are read from the file, the contents of the file will have been rotated by the number of bytes read. This applies to writes, as well.

Do not access or modify this register during Transmit or Receive.

Mnemonic	MFG_ID_ADR	Address	0x25
Length	6 Bytes	R	F
Default	NA		
	ersion + 2 bits vendor ID + high 2 bits of Year byte 6: Manufacturing ID for the device.		
	0 μA of current consumption (default), execute a 'dummy' een read. Non-zero to enable reading of fuses. Zero to di		age after the

### **Absolute Maximum Ratings**

Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied 0°C to +70°C	
Supply Voltage on any power supply pin relative to $\rm V_{SS}{-}0.3V$ to +3.9V	
DC Voltage to Logic Inputs <sup>[8]</sup> 0.3V to V <sub>IO</sub> +0.3V	

DC Voltage applied to Outputs in High-Z State .. –0.3V to  $V_{IO}$  +0.3V

Static Discharge Voltage (Digital) <sup>[9]</sup>	>2000V
Static Discharge Voltage (RF) <sup>[9]</sup>	1100V
Latch-up Current	+200 mA, –200 mA
Ground Voltage	0V
FOSC (Crystal Frequency)	12 MHz ±30 ppm

Notes

8. It is permissible to connect voltages above VIO to inputs through a series resistor limiting input current to 1 mA. AC timing not guaranteed.

9. Human Body Model (HBM).



# **DC Characteristics** (T = 25°C)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
Radio Functio	on Operating Voltages	1	I			<u> </u>
V <sub>BAT</sub>	Battery Voltage	0–70°C	1.8		3.6	V
V <sub>IO</sub>	V <sub>IO</sub> Voltage		1.8		3.6	V
V <sub>CC</sub>	V <sub>CC</sub> Voltage	0–70°C	2.4		3.6	V
MCU Function	Operating Voltages	1	I			
V <sub>DD_MICRO1</sub>	Operating Voltage	No USB activity, CPU speed $\leq$ 12 MHz	4.0		5.25	V
V <sub>DD_MICRO2</sub>	Operating Voltage	USB activity, CPU speed <u>&lt;</u> 12 MHz. Flash programming	4.35		5.25	V
V <sub>LVD</sub>	Low-voltage Detect Trip Voltage (8 programmable trip points)		2.68		4.87	V
Device Currer Function Curre	nt (For total current consumption in differer ent and MCU Function Current)	nt modes, for example Radio, active	e, MCU, sle	ep, etc.	, add Ra	dio
I <sub>DD</sub> (GFSK) <sup>[10]</sup>	Average I <sub>DD</sub> , 1 Mbps, slow channel	PA = 5, 2-way, 4 bytes/10 ms		10.87		mA
I <sub>DD</sub> (32-8DR) <sup>[10</sup>	Average I <sub>DD</sub> , 250 kbps, fast channel	PA = 5, 2-way, 4 bytes/10 ms		11.2		mA
I <sub>SB</sub>	Sleep Mode I <sub>DD</sub>	Radio function and MCU function in Sleep mode, V <sub>REG</sub> in Keep Alive.		40.1		μA
Radio Functio	on Current (V <sub>DD_Micro</sub> = 5.0V, V <sub>REG</sub> enable	ed, MCU sleep)				_
IDLE I <sub>CC</sub>	Radio Off, XTAL Active	XOUT disabled		2.1		mA
I <sub>synth</sub>	I <sub>CC</sub> during Synth Start			9.8		mA
TX I <sub>CC</sub>	I <sub>CC</sub> during Transmit	PA = 5 (–5 dBm)		22.4		mA
TX I <sub>CC</sub>	I <sub>CC</sub> during Transmit	PA = 6 (0 dBm)		27.7		mA
TX I <sub>CC</sub>	I <sub>CC</sub> during Transmit	PA = 7 (+4 dBm)		36.6		mΑ
RX I <sub>CC</sub>	I <sub>CC</sub> during Receive	LNA off, ATT on		20.2		mA
RX I <sub>CC</sub>	I <sub>CC</sub> during Receive	LNA on, ATT off		23.4		mA
MCU Function	<b>Current</b> (V <sub>DD_Micro</sub> = 5.0V, V <sub>REG</sub> disable	d)				_
I <sub>DD_MICRO1</sub>	V <sub>DD_MICRO</sub> Operating Supply Current	No GPIO loading, 6 MHz		10		mA
I <sub>SB1</sub>	Standby Current	Internal and External Oscillators, Bandgap, Flash, CPU Clock, Timer Clock, USB Clock all disabled		4	10	μA
USB Interface						
V <sub>ON</sub>	Static Output High	15K $\pm$ 5% Ohm to V <sub>SS</sub>	2.8		3.6	V
V <sub>OFF</sub>	Static Output Low	R <sub>UP</sub> is enabled			0.3	V
V <sub>DI</sub>	Differential Input Sensitivity		0.2			V
V <sub>CM</sub>	Differential Input Common Mode Range		0.8		2.5	V
V <sub>SE</sub>	Single Ended Receiver Threshold		0.8		2	V
C <sub>IN</sub>	Transceiver Capacitance				20	pF
I <sub>IO</sub>	Hi-Z State Data Line Leakage	0V < V <sub>IN</sub> < 3.3V	-10		10	μA
	on GPIO Interface					<u>.</u>
V <sub>OH1</sub>	Output High Voltage Condition 1	At I <sub>OH</sub> = -100.0 μA	V <sub>IO</sub> – 0.1	V <sub>IO</sub>		V
V <sub>OH2</sub>	Output High Voltage Condition 2	At $I_{OH} = -2.0 \text{ mA}$	V <sub>IO</sub> – 0.4	VIO		V

Notes

10. Includes current drawn while starting crystal, starting synthesizer, transmitting packet (including SOP and CRC16), changing to receive mode, and receiving ACK handshake. Device is in sleep except during this transaction.



# DC Characteristics (T = 25°C) (continued)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	Output Low Voltage	At I <sub>OL</sub> = 2.0 mA		0	0.4	V
V <sub>IH</sub>	Input High Voltage		0.76V <sub>IO</sub>		V <sub>IO</sub>	V
V <sub>IL</sub>	Input Low Voltage		0		0.24V <sub>IO</sub>	V
IIL	Input Leakage Current	$0 < V_{IN} < V_{IO}$	-1	0.26	+1	μA
C <sub>IN</sub>	Pin Input Capacitance	except XTAL, RF <sub>N</sub> , RF <sub>P</sub> , RF <sub>BIAS</sub>		3.5	10	pF
MCU Functio	n GPIO Interface	-			•	
R <sub>UP</sub>	Pull-up Resistance		4		12	KΩ
V <sub>ICR</sub>	Input Threshold Voltage Low, CMOS mode	Low to High edge	40%		65%	V <sub>CC</sub>
V <sub>ICF</sub>	Input Threshold Voltage Low, CMOS mode	High to Low edge	30%		55%	V <sub>CC</sub>
V <sub>HC</sub>	Input Hysteresis Voltage, CMOS Mode	High to Low edge	3%		10%	V <sub>CC</sub>
VILTTL	Input Low Voltage, TTL Mode	I/O-pin Supply = 2.9–3.6V			0.8	V
VIHTTL	Input High Voltage, TTL Mode	I/O-pin Supply = 4.0–5.5V	2.0			V
V <sub>OL1</sub>	Output Low Voltage, High Drive <sup>[11]</sup>	I <sub>OL1</sub> = 50 mA			0.8	V
V <sub>OL2</sub>	Output Low Voltage, High Drive <sup>[11]</sup>	I <sub>OL1</sub> = 25 mA			0.4	V
V <sub>OL3</sub>	Output Low Voltage, Low Drive <sup>[11]</sup>	I <sub>OL2</sub> = 8 mA			0.4	V
V <sub>OH</sub>	Output High Voltage <sup>[11]</sup>	I <sub>OH</sub> = 2 mA	$V_{CC} - 0.5$			V
3.3V Regulate	or					
I <sub>VREG</sub>	Max Regulator Output Current	V <sub>CC</sub> ≥ 4.35V			125	mA
I <sub>KA</sub>	Keep Alive Current	When regulator is disabled with 'keep alive' enable			20	μA
V <sub>REG1</sub>	V <sub>REG</sub> Output Voltage	V <sub>CC</sub> ≥ 4.35V, 0 < temp < 40°C, 25 mA ≤ I <sub>VREG</sub> ≤ 125 mA	3.0		3.6	V
V <sub>REG2</sub>	V <sub>REG</sub> Output Voltage	$V_{CC} \ge 4.35V$ , 0 < temp < 40°C, 1 mA $\le I_{VREG} \le 25$ mA	3.15		3.45	V
V <sub>KA</sub>	Keep Alive Voltage	Keep Alive bit set in VREGCR	2.35		3.9	V

# **RF Characteristics**

#### **Table 84.Radio Parameters**

Parameter Description	Conditions	Min.	Тур.	Max.	Unit
RF Frequency Range	Subject to regulations.	2.400		2.497	GHz
<b>Receiver</b> (T = 25°C, $V_{CC}$ = 3.0V, $f_{OSC}$ = 12.000 MHz, BER	< 10 <sup>-3</sup> )				•
Sensitivity 125 kbps 64-8DR	BER 1E-3		-97		dBm
Sensitivity 250 kbps 32-8DR	BER 1E-3		-93		dBm
Sensitivity	CER 1E-3	-80	-87		dBm
Sensitivity GFSK	BER 1E-3, ALL SLOW = 1		-84		dBm
LNA gain			22.8		dB
ATT gain			-31.7		dB
Maximum Received Signal	LNA On	-15	-6		dBm
RSSI value for PWR <sub>in</sub> –60 dBm	LNA On		21		Count
RSSI slope			1.9		dB/Count

#### Note

11. Except for pins P1.0, P1.1 in GPIO mode.



### Table 84.Radio Parameters (continued)

Parameter Description	Conditions	Min.	Тур.	Max.	Unit
Interference Performance (CER 1E-3)	•	•			
Co-channel Interference rejection Carrier-to-Interference (C/I)	C = -60  dBm,		9		dB
Adjacent (±1 MHz) channel selectivity C/I 1 MHz	C =60 dBm		3		dB
Adjacent (±2 MHz) channel selectivity C/I 2 MHz	C =60 dBm		-30		dB
Adjacent ( $\geq$ 3 MHz) channel selectivity C/I $\geq$ 3 MHz	C =67 dBm		-38		dB
Out-of-Band Blocking 30 MHz–12.75 MHz <sup>[12]</sup>	C = –67 dBm		-30		dBm
Intermodulation	$C = -64 \text{ dBm}, \Delta f = 5,10 \text{ MHz}$		-36		dBm
Receive Spurious Emission	•	•			
800 MHz	100-kHz ResBW		-79		dBm
1.6 GHz	100-kHz ResBW		-71		dBm
3.2 GHz	100-kHz ResBW		-65		dBm
<b>Transmitter</b> (T = 25°C, V <sub>CC</sub> = 3.0V, f <sub>OSC</sub> = 12.000 MHz)	1	<b>I</b>	1		
Maximum RF Transmit Power	PA = 7	+2	4	+6	dBm
Maximum RF Transmit Power	PA = 6	-2	0	+2	dBm
Maximum RF Transmit Power	PA = 5	-7	-5	-3	dBm
Maximum RF Transmit Power	PA = 0		-35		dBm
RF Power Control Range			39		dB
RF Power Range Control Step Size	seven steps, monotonic		5.6		dB
Frequency Deviation Min	PN Code Pattern 10101010		270		kHz
Frequency Deviation Max	PN Code Pattern 11110000		323		kHz
Error Vector Magnitude (FSK error)	>0 dBm		10		%rms
Occupied Bandwidth	–6 dBc, 100-kHz ResBW	500	876		kHz
Transmit Spurious Emission (PA = 7)	1	<b>I</b>	1		
In-band Spurious Second Channel Power (±2 MHz)			-38		dBm
In-band Spurious Third Channel Power ( <u>&gt;</u> 3 MHz)			-44		dBm
Non-Harmonically Related Spurs (8.000 GHz)			-38		dBm
Non-Harmonically Related Spurs (1.6 GHz)			-34		dBm
Non-Harmonically Related Spurs (3.2 GHz)			-47		dBm
Harmonic Spurs (Second Harmonic)			-43		dBm
Harmonic Spurs (Third Harmonic)			-48		dBm
Fourth and Greater Harmonics			-59		dBm
Power Management (Crystal PN# eCERA GF-1200008)			1		
Crystal start to 10 ppm			0.7	1.3	ms
Crystal start to IRQ	XSIRQ EN = 1		0.6		ms
Synth Settle	Slow channels			270	μs
Synth Settle	Medium channels			180	μs
Synth Settle	Fast channels			100	μs
Link turn-around time	GFSK			30	μs
Link turn-around time	250 kbps	1		62	μs
Link turn-around time	125 kbps	1		94	μs
Link turn-around time	<125 kbps	1		31	μs




### Table 84.Radio Parameters (continued)

Parameter Description	Conditions	Min.	Тур.	Max.	Unit
Note 12. Exceptions F/3 & 5C/3. 13. When using an external switching regulator to power the radio,	the switching frequency should be set very f	ar from the	IF frequen	cy of 1 MHz.	
Max. packet length	< 60 ppm Crystal to Crystal all modes except 64-DDR			40	bytes
Max. packet length	< 60 ppm Crystal to Crystal 64-DDR			16	bytes

# AC Test Loads and Waveforms for Digital Pins

# Figure 20. AC Test Loads and Waveforms for Digital Pins



# **AC Characteristics**

Parameter	Description	Conditions	Min.	Typical	Max.	Unit
3.3V Regula	ator					<u> </u>
V <sub>ORIP</sub>	Output Ripple Voltage		45		55	%
USB Driver						
T <sub>R1</sub>	Transition Rise Time	C <sub>LOAD</sub> = 200 pF	75			ns
T <sub>R2</sub>	Transition Rise Time	C <sub>LOAD</sub> = 600 pF			300	ns
T <sub>F1</sub>	Transition Fall Time	C <sub>LOAD</sub> = 200 pF	75			ns
T <sub>F2</sub>	Transition Fall Time	C <sub>LOAD</sub> = 600 pF			300	ns
T <sub>R</sub>	Rise/Fall Time Matching		80		125	%
V <sub>CRS</sub>	Output Signal Crossover Voltage		1.3		2.0	V
USB Data T	Timing	•	•			
T <sub>DRATE</sub>	Low-speed Data Rate	Ave. Bit Rate (1.5 Mbps ± 1.5%)	1.4775		1.5225	Mbps
T <sub>DJR1</sub>	Receiver Data Jitter Tolerance	To next transition	-75		75	ns
T <sub>DJR2</sub>	Receiver Data Jitter Tolerance	To pair transition	-45		45	ns
T <sub>DEOP</sub>	Differential to EOP Transition Skew		-40		100	ns
T <sub>EOPR1</sub>	EOP Width at Receiver	Rejects as EOP			330	ns
T <sub>EOPR2</sub>	EOP Width at Receiver	Accept as EOP	675			ns
T <sub>EOPT</sub>	Source EOP Width		1.25		1.5	μS

www.DataSheet4U.com



# AC Characteristics (continued)

Parameter	Description	Conditions	Min.	Typical	Max.	Unit
T <sub>UDJ1</sub>	Differential Driver Jitter	To next transition	-95		95	ns
T <sub>UDJ2</sub>	Differential Driver Jitter	To pair transition	-95		95	ns
T <sub>LST</sub>	Width of SE0 during Diff. Transition				210	ns
Non-USB	Mode Driver Characteristics	· · · ·		•		
T <sub>FPS2</sub>	SDATA/SCK Transition Fall Time		50		300	ns
SPI Timing		· · · ·		•		
Т <sub>SMCK</sub>	SPI Master Clock Rate	F <sub>CPUCLK</sub> /6			2	MHz
Т <sub>SSCK</sub>	SPI Slave Clock Rate				2.2	MHz
Т <sub>SCKH</sub>	SPI Clock High Time	High for $CPOL = 0$ , Low for $CPOL = 1$	125			ns
T <sub>SCKL</sub>	SPI Clock Low Time	Low for CPOL = 0, High for CPOL = 1	125			ns
T <sub>MDO</sub>	Master Data Output Time <sup>[14]</sup>	SCK to data valid	-25		50	ns
T <sub>MDO1</sub>	Master Data Output Time, First bit with CPHA = 0	Time before leading SCK edge	100			ns
T <sub>MSU</sub>	Master Input Data Set-up time		50			ns
T <sub>MHD</sub>	Master Input Data Hold time		50			ns
T <sub>SSU</sub>	Slave Input Data Set-up Time		50			ns
T <sub>SHD</sub>	Slave Input Data Hold Time		50			ns
T <sub>SDO</sub>	Slave Data Output Time	SCK to data valid			100	ns
T <sub>SDO1</sub> Slave Data Output Time, First bit with CPHA = 0		Time after SS LOW to data valid			100	ns
T <sub>SSS</sub>	Slave Select Set-up Time	Before first SCK edge	150			ns
T <sub>SSH</sub>	Slave Select Hold Time	After last SCK edge	150			ns

# Figure 21. Clock Timing





Figure 22. USB Data Signal Timing



#### Notes

14. In Master mode first bit is available 0.5 SPICLK cycle before Master clock edge available on the SCLK pin.



# Figure 23. Clock Timing







Figure 24. USB Data Signal Timing













### Figure 26. Differential to EOP Transition Skew and EOP Width








### Figure 28. SPI Master Timing, CPHA = 1












# Figure 30. SPI Master Timing, CPHA = 0










### **Table 85.Ordering Information**

Package	Ordering Part Number		
40-pin Lead-Free QFN 6x6 mm	CYRF69213-40 LFXC		

# Package Diagram

### Figure 32. 40-pin Lead-Free QFN 6x6 mm



2. REFERENCE JEDEC#: MO-220

3. PACKAGE WEIGHT: 0.086g

4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

WirelessUSB, PSoC, enCoRe and PRoC are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.

#### Document #: 001-07552 Rev. \*B

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not wa used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress Optical Structure of the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

Document Title: CYRF69213 Programmable Radio on Chip Low Power Document #: 001-07552					
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	436355	See ECN	OYR	New advance data sheet.	
*A	501280	See ECN	OYR	Preliminary data sheet.	
ж В	631538	See ECN	BOO	Final datasheet. Updated DC Characteristics table with characterization data. Minor text changes Removed all residual references to external crystal oscillator and GPIO4 Voltage regulator line/load regulation documented GPIO capacitance and timing diagram included Sleep and Wake up sequence documented. EP1MODE/EP2MODE register issue discussed Updated radio function register descriptions Changed L/D pin description Changed RST Capacitor from 0.1uF to 0.47uF	