

# CYRS1049DV33

# 4-Mbit (512 K × 8) Static RAM with RadStop<sup>™</sup> Technology

## **Radiation Performance**

#### **Radiation Data**

- Total dose = 300 Krad
- Soft error rate (both heavy ion and proton) Heavy ions ≤ 1 × 10<sup>-10</sup> upsets/bit-day with single-error correction, double error detection error detection and correction (SEC-DED EDAC)
- ▶ Neutron = 2.0 × 10<sup>14</sup> N/cm<sup>2</sup>
- Dose rate  $\geq 2.0 \times 10^9$  (rad(Si)/s)
- Latch up immunity LET = 120 MeV.cm<sup>2</sup>/mg (125 °C)

#### **Processing Flows**

▶ V grade - Class V flow in compliance with MIL-PRF 38535

#### **Prototyping Options**

 Non qualified manufacturers list (QML) V grade CYPT1049DV33 devices with same functional and timing characteristics in a 36-pin ceramic flat package


## Logic Block Diagram

## Features

- Temperature ranges
  - Military/Space: -55 °C to 125 °C
- High speed
  - ► t<sub>AA</sub> = 12 ns
- Low active power

I<sub>CC</sub> = 95 mA at 12 ns (P<sub>MAX</sub> = 315 mW)

- Low CMOS standby power
  - I<sub>SB2</sub> = 15 mA
- 2.0 V data retention
- Automatic power-down when deselected
- > Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- > Available in Pb-free 36-pin ceramic flat package



**Cypress Semiconductor Corporation** Document Number: 001-64292 Rev. \*C 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised March 19, 2012



# CYRS1049DV33

# Contents

3
3
3
4
4
4
5
5
5
6
7
7
8
11

Ordering Information Ordering Code Definitions	
Package Diagram	. 13
Acronyms	
Document Conventions	
Units of Measure	
Glossary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	. 16
Products	. 16
PSoC Solutions	. 16



## **Functional Description**

The CYRS1049DV33 is a high-performance complementary metal oxide semiconductor (CMOS) static RAM organized as 512 K words by 8 bits with RadStop™ technology. Cypress's state-of-the-art RadStop technology is radiation hardened through proprietary design and process hardening techniques. The 4-Mbit fast asynchronous SRAM with RadStop technology is also QML V certified with Defense Logistics Agency Land and Maritime (DLAM).

To write to the device, take Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

To read <u>from</u> the device, take Chip Enable ( $\overline{CE}$ ) <u>and</u> Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH.

Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See the Truth Table on page 11 for a complete description of read and write modes.

The eight input or output pins ( $I/O_0$  through  $I/O_7$ ) are <u>placed</u> in a high impedance state whe<u>n</u> the device is deselected (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), or during a write operation (CE LOW, and WE LOW)

The CYRS1049DV33 is available in a ceramic 36-pin Flatpackage with center power and ground (revolutionary) pinout.

Easy memory expansion is provided by utilizing  $\overline{OE}$ ,  $\overline{CE}$ , and tri-state drivers.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

## Selection Guide

Description	Military/Space	Unit
Maximum access time	12	ns
Maximum operating current	95	mA
Maximum CMOS standby current	15	mA

## **Pin Configuration**

Figure 1. 36	-pin Ceramic Flat	Package (To	p View) <sup>[1]</sup>
--------------	-------------------	-------------	------------------------

A₀ A122 A₀ A122 A∩ A12 A∩ A1	0 1 2 3 4 5 6 7 8 9 10 11 23 4 5 6 7 8 9 10 11 2 13 14 5 6 7 8 9	36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20	NC A <sub>18</sub> A <sub>17</sub> A <sub>16</sub> A <sub>15</sub> DO <sub>7</sub> BOO <sup></sup>
			J

Note
1. NC pins are not connected on the die.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{CC}$ relative to GND $^{[2]}$ 0.3 V to +4.6 V
DC voltage applied to outputs in High Z state $^{[2]}$ 0.5 V to V_{CC} + 0.5 V

DC input voltage <sup>[2]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch up current	> 140 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Military/Space	–55 °C to +125 °C	$3.3~V\pm0.3~V$	12 ns

# **DC Electrical Characteristics**

Over the Operating Range

Deremeter	Description	Test Condition	Test Conditions		y/Space	Unit
Parameter	Description	lest conditions		Min	Max	Unit
V <sub>OH</sub>	Output high voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	-	V
V <sub>OL</sub>	Output low voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub> <sup>[2]</sup>	Input high voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>[2]</sup>	Input low voltage			-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$ , output disal	$GND \leq V_{OUT} \leq V_{CC}$ , output disabled		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	83 MHz	-	95	mA
			66 MHz	-	85	mA
			40 MHz	_	75	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max } V_{CC}, \ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$		-	15	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \mbox{Max V}_{CC}, \ \overline{CE} \geq V_{CC} - 0.3 \ V, \\ \mbox{V}_{IN} \geq V_{CC} - 0.3 \ V, \ \mbox{or V}_{IN} \leq 0.3 \ V \end{array}$	/, f = 0	-	15	mA




# Capacitance


Parameter <sup>[3]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

## **Thermal Resistance**

Parameter <sup>[3]</sup>	Description	Test Conditions	CeramicFlat Package	Unit
$\Theta^{JC}$	Thermal resistance (junction to case)	Test according to MIL-PRF 38538	3.6	°C/W

## **AC Test Loads and Waveforms**





#### Notes

- Tested initially and after any design or process changes that may affect these parameters.
   AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).



# **AC Switching Characteristics**

Over the Operating Range

Parameter [5]	Description	Militar	y/Space	Unit
Parameter 19	eter <sup>[5]</sup> Description	Min	Max	Unit
Read Cycle				
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the first access	100	-	μS
t <sub>RC</sub>	Read cycle time	12	_	ns
t <sub>AA</sub>	Address to data valid	-	12	ns
t <sub>OHA</sub>	Data hold from address change	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid	-	12	ns
t <sub>DOE</sub>	OE LOW to data valid	-	6	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7]</sup>	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>	-	6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>	-	6	ns
t <sub>PU</sub>	CE LOW to Power-up	0	-	ns
t <sub>PD</sub>	CE HIGH to Power-down	-	12	ns
Write Cycle <sup>[9,</sup>	10]			
t <sub>WC</sub>	Write cycle time	12	-	ns
t <sub>SCE</sub>	CE LOW to write end	8	-	ns
t <sub>AW</sub>	Address setup to write end	8	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	8	-	ns
t <sub>SD</sub>	Data setup to write end	6	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 8]</sup>	-	6	ns

#### Notes

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 6.
- $t_{POWER}$  gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given 7. device.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state. 8.

9. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write and the transition of either of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write. 10. The minimum write cycle time for Write Cycle No. 4 (WE controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions <sup>[11]</sup>	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention	-	2.0	-	V
I <sub>CCDR</sub>	Data retention current	$\begin{split} & \frac{V_{CC}}{CE} = V_{DR} = 2.0 \text{ V}, \\ & \overline{CE} \ge V_{CC} - 0.3 \text{ V}, \\ & V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V} \end{split}$	-	15	mA
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time	-	0	_	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time	-	12	-	ns

# **Data Retention Waveform**





#### Notes

<sup>Notes
11. No input may exceed V<sub>CC</sub> + 0.3 V.
12. Tested initially and after any design or process changes that may affect these parameters.
13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 µs or stable at V<sub>CC(min)</sub> ≥ 50 µs.</sup> 



# **Switching Waveforms**





Figure 5. Read Cycle No. 2 (OE Controlled) [15, 16]




#### Notes

14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ . 15. WE is HIGH for read cycle.

16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



## Switching Waveforms(continued)







Figure 7. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) <sup>[17, 18]</sup>




#### Notes


17. Data I/O is high impedance if  $\overline{OE}$  = V<sub>IH</sub> 18. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.

19. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms(continued)







# **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-down	Standby (I <sub>SB1</sub> or I <sub>SB2</sub> )
L	L	Н	Data out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs disabled	Active (I <sub>CC</sub> )



# **Ordering Information**


The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CYRS1049DV33-12CZSE	001-67583	36-pin ceramic flat package	Military/Space
12	CYPT1049DV33-12CZSE	001-67583	36-pin ceramic flat package, Prototype part	Military/Space
12	5962F1123501VXA	001-67583	36-pin ceramic flat package, DLAM part	Military/Space
12	CYLE1049DV33-12ZSE	51-85087	44-pin plastic TSOP II	Military/Space
12	CYLE1049DV33-12VE	51-85090	36-pin plastic SOP	Military/Space

Contact your local Cypress sales representative for availability of these parts


#### **Ordering Code Definitions**





# Package Diagram

Figure 9. 36-pin Ceramic Flat Pack F36A/FZ36A (Solder Seal Lid) Package Outline, 001-67583



SYMBOL	Millin	neters	Inches		
STMDUL	Min	Max	Min	Max	
A	2.40	2.99	0.094	0.118	
b	0.38	0.48	0.015	0.019	
С	0.102	0.152	0.004	0.006	
D	23.12	23.62	0.910	0.930	
E	11.99	12.39	0.472	0.488	
E2	9.96	10.36	0.392	0.408	
E3	0.082	1.22	0.003	0.048	
е	1.19	1.35	0.047	0.053	
L	10.19	10.64	0.401	0.419	
Q	0.64		0.025		
S1	0.13		0.51		

Item was originally designed in millimeters.
 Intern was originally designed in millimeters.
 All exposed metal and metalized areas shall be gold plated per MIL-PRF-38535.
 The seal ring and lid are not electrically connected to Vsg (Isolated).
 Lead finish is in accordance with MIL-PRF-38535.
 Package material: opaque 90% minimum Alumina ceramic.

NOT A QUALIFIED PACKAGE FOR ENGINEERING USE ONLY

001-67583 \*A





# Acronyms

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
DLAM	defense logistics agency land and maritime
DNU	do not use
EDAC	error detection and correction
I/O	input/output
LET	linear energy transfer
OE	output enable
QML	qualified manufacturers list
SEC-DED	single error correction – double error detection
SEL	single-event latch up
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
WE	write enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ns	nanosecond
%	percent
pF	picofarad
V	volt
W	watt

# Glossary

Permanent device damage due to ions over device life
Instantaneous device latch up due to single ion
Linear energy transfer (measured in MeVcm <sup>2</sup> )
Unit of measurement to determine device life in radiation environments.
Permanent device damage due to energetic neutrons or protons
Data loss of permanent device damage due to X-rays and gamma rays <20 ns
Cypress's patented Rad Hard design methodology
Space level certification from DSCC.
Defense Logistics Agency Land and Maritime
Logical Single Bit Upset. Single bits in a single correction word are in error.
Logical Multi Bit Upset. Multiple bits in a single correction word are in error



# **Document History Page**

Rev.	ECN No.	Origin of Change	Submission Date	Description of Change
**	3098986	HRP	12/01/2010	New data sheet.
*A	3181475	PRAS	02/24/2011	Updated Package Diagram (Replaced 44-pin TSOP II package with 36-pin flat package).
*B	3438781	HRP	11/14/2011	Updated Package Diagram (to current revision).
*C	3554946	HRP	03/19/2012	Changed status from Preliminary to Final. Updated Radiation Performance (Updated Radiation Data, Prototyping Options). Updated Features (Added (P <sub>MAX</sub> = 315 mW)). Updated Functional Description (Added the paragraph "Easy memory expansion is provided by utilizing OE, CE, and tri-state drivers."). Updated Maximum Ratings (DC voltage applied to outputs in High Z state, DC input voltage). Updated AC Switching Characteristics(Changed the maximum value of t <sub>DOE</sub> parameter from 7 ns to 6 ns). Updated Ordering Information (Additional part numbers added).



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturers' representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-64292 Rev. \*C

#### Revised March 19, 2012

Page 16 of 16

RadStop<sup>TM</sup> is a trademark of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders