




2×30W Dual/Quad Power Amplifier for Car Radio D7377

DESCRIPTIONS:

The D7377 is a new technology class AB car radio amplifier able to work either in DUAL BRIDGE or QUAD SINGLE ENDED configuration. The exclusive fully complementary structure of the output stage and the internally fixed gain guarantees the highest possible power performances with extremely reduced component count. The on-board




clip detector simplifies gain compression operation. The fault diagnostics makes it possible to detect mistakes during car radio set assembly and wiring in the car.


FEATURES

- High output power capability:
 - 2×35W max./4Ω 2×30W./4Ω EIAJ
 - 2×30W./4Ω EIAJ
 - 2×20W./4Ω @14.4V,1kHz,10%
 - 4×6W./4Ω @14.4V,1kHz,10%
 - 2×10W./2Ω @14.4V,1kHz,10%
- Minimum external components count:
 - No bootstrap capacitors
 - No bootcherot cells
 - Internally fixed gain (26dB BTL)
- ST-BY function (CMOS compatible)
- No audible pop during ST-BY operations
- Diagnostics facility for:
 - Clipping
 - Out to GND short
 - Out to Vs short
 - Soft short at turn-on
 - Thermal shutdown proximity
- Output AC/DC short circuit
 - To GND
 - - To Vs
 - Across the load
- Soft short at turn-on
- Overrating chip temperature with soft thermal limiter
- Load dump voltage surge
- Very inductive loads
- Fortuitous open GND
- Reversed battery
- ESD

BLOCK DIAGRAM



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Operating supply voltage	Vop	18	V
DC supply voltage	Vs	28	V
Peak supply voltage(for t=50ms)	Vpeak	50	V
Output peak current(no repetitive t=100μs)	Io	4.5	A
Output peak current(repetitive f>10Hz)	Io	3.5	A
Power dissipation(Tcase=85°C)	Ptot	36	W
Storage and junction temperature	Tstg,Tj	-40~+150	°C

THERMAL DATA

Characteristic	Symbol	Value	Unit
Thermal resistance junction-case	Rth j-case	1.8	°C/W

ELECTRICAL CHARACTERISTICS

(VS = 14.4V; RL = 4Ω; f = 1KHz; Ta = 25°C unless otherwise specified.)

Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Supply voltage range	Vs		8		18	V
Total quiescent drain current	Id	RL=∞			150	mA
Output offset current	Vos				150	mV
Output power	Po	THD = 10%; RL = 4Ω Bridge Single Ended Single Ended, RL = 2Ω	18 5.5	20 6 10		W
Max. output power***	Po max	Vs = 14.4V, Bridge	31	35		W
EIAJ output power***	Po EIAJ	Vs = 13.7V, Bridge	27	30		W
Distortion	THD	RL = 4Ω Single Ended, Po = 0.1 to 4W Bridge, Po = 0.1 to 10W		0.02 0.03	0.3	%
Cross talk	CT	f = 1KHz Single Ended f = 10KHz Single Ended		70 60		dB
		f = 1KHz Bridge f = 10KHz Bridge	55	60		dB
Input impedance	RIN	Single Ended Bridge	20 10	30 15		kΩ
Voltage gain	Gv	Single Ended Bridge	19 25	20 26	21 27	dB
Voltage gain match	Gv				0.5	dB
Input noise voltage	EIN	Rg = 0; "A" weighted, S.E. Non Inverting Channels Inverting Channels		2 5		μV
		Bridge Rg = 0; 22Hz to 22KHz		3.5		μV
Supply voltage rejection	SVR	Rg = 0; f = 300Hz	50			dB
Stand-by attenuation	ASB	Po=1W	80	90		dB
ST-BY current consumption	ISB	VST-BY = 0 to 1.5V			100	μA
ST-BY in threshold voltage	VSB				1.5	V
ST-BY out threshold voltage	VSB		3.5			V
ST-BY pin current	Ipin7	Play Mode Vpin7 = 5V			50	μA
		Max Driving Current Under Fault *			5	mA
Clipping detector Output average current	Icd off	d=1% **		90		μA
Clipping detector Output average current	Icd on	d=5% **		160		μA
Voltage saturation on pin 10	Vsat pin10	Sink current at pin10=1mA			0.7	V

*See built-in S/C protection description

**Pin 10 Pulled-up to 5V with 10KΩ; RL = 4Ω

***Saturated square wave output.

APPLICATION SUMMARY

High Application Flexibility

The availability of 4 independent channels makes it possible to accomplish several kinds of applications ranging from 4 speakers stereo (F/R) to 2 speakers bridge solutions. In case of working in single ended conditions the polarity of the speakers driven by the inverting amplifier must be reversed respect to those driven by non inverting channels. This is to avoid phase inconveniences causing sound alterations especially during the reproduction of low frequencies.

Easy Single Ended to Bridge Transition

The change from single ended to bridge configurations is made simply by means of a short circuit across the inputs, that is no need of further external components.

Gain Internally Fixed to 20dB in Single Ended, 26dB in Bridge

Advantages of this design choice are in terms of:

- components and space saving
- output noise, supply voltage rejection and distortion optimization.

Silent Turn On/Off and Muting/Stand-by Function

The stand-by can be easily activated by means of a CMOS level applied to pin 7 through a RC filter. Under stand-by condition the device is turned off completely (supply current = 1 μ A typ.; output attenuation=80dB min.). Every ON/OFF operation is virtually pop free. Furthermore, at turn-on the device stays in muting condition for a time determined by the value assigned to the SVR capacitor. While in muting the device outputs becomes insensitive to any kinds of signal that may be present at the input terminals. In other words every transient coming from previous stages produces no unpleasant acoustic effect to the speakers.

STAND-BY DRIVING (pin 7)

Some precautions have to be taken in the definition of stand-by driving networks: pin 7 cannot be directly driven by a voltage source whose current capability is higher than 5mA. In practical cases a series resistance has always to be inserted, having it the double purpose of limiting the current at pin 7 and to smooth down the stand-by ON/OFF transitions - in combination with a capacitor - for output pop prevention. In any case, a capacitor of at least 100nF from pin 7 to S-GND, with no resistance in between, is necessary to ensure correct turn-on.

OUTPUT STAGE

The fully complementary output stage was made possible by the development of a new component: the ST exclusive power ICV PNP.

A novel design based upon the connection shown in fig. 20 has then allowed the full exploitation of its possibilities. The clear advantages this new approach has over classical output stages are as follows:

■ **Rail-to-Rail Output Voltage Swing With No Need of Bootstrap Capacitors.**


The output swing is limited only by the VCE sat of the output transistors, which is in the range of 0.3. (Rsat) each. Classical solutions adopting composite PNP/NPN for the upper output stage have higher saturation loss on the top side of the waveform. This unbalanced saturation causes a significant power reduction. The only way to recover power consists of the addition of expensive bootstrap capacitors.

■ **Absolute Stability Without Any External Compensation.**

Referring to the circuit of fig. 20 the gain V_{out}/V_{in} is greater than unity, approximately $1+R2/R1$. The DC output ($VCC/2$) is fixed by an auxiliary amplifier common to all the channels. By controlling the amount of this local feedback it is possible to force the loop gain ($A * \beta$) to less than unity at frequency for which the phase shift is 180° . This means that the output buffer is intrinsically stable and not prone to oscillation. Most remarkably, the above feature has been achieved in spite of the very low closed loop gain of the amplifier. In contrast, with the classical PNP-NPN stage, the solution adopted for reducing the gain at high frequencies makes use of external RC networks, namely the Boucherot cells.

BUILT-IN SHORTCIRCUIT PROTECTION


Figure 20: The New Output Stage



Reliable and safe operation, in presence of all kinds of short circuit involving the outputs is assured by BUILT-IN protectors. Additionally to the AC/DC short circuit to GND, to VS, across the speaker, a SOFT SHORT condition is signaled out during the TURN-ON PHASE so assuring correct operation for the device itself and for the loudspeaker. This particular

kind of protection acts in a way to avoid that the device is turned on (by ST-BY) when a resistive path (less than 16 ohms) is present between the output and GND. As the involved circuitry is normally disabled when a current higher than 5mA is flowing into the ST-BY pin, it is important, in order not to disable it, to have the external current source driving the STBY pin limited to 5mA. This extra function becomes particularly attractive when, in the single ended configuration, one capacitor is shared between two outputs (see fig.21).

Figure 21:



Supposing that the output capacitor C_{out} for any reason is shorted, the loudspeaker will not be damaged being this soft short circuit condition revealed.

Diagnostics Facility

The D7377 is equipped with a diagnostic circuitry able to detect the following events:


Clipping in the output signal Thermal shutdown

Output fault:

- short to GND
- short to VS
- soft short at turn on

The information is available across an open collector output (pin 10) through a current sinking when the event is detected

Figure 22: Clipping Detection Waveforms



A current sinking at pin 10 is triggered when a certain distortion level is reached at any of the outputs. This function allows gain compression possibility whenever the amplifier is

overdriven.

Thermal Shutdown

In this case the output 10 will signal the proximity of the junction temperature to the shutdown threshold. Typically current sinking at pin 10 will start ~10 °C before the shutdown threshold is reached.

Figure 23: Output Fault Waveforms (see fig. 24)






Figure 24: Fault Waveforms



HANDLING OF THE DIAGNOSTICS INFORMATION


As various kinds of information is available at the same pin (clipping detection, output fault, thermal proximity), this signal must be handled properly in order to discriminate each event. This could be done by taking into account the different timing of the diagnostic output during each case.

Figure 25: Waveforms



Normally the clip detector signalling produces a low level at pin 10 that is shorter than that present under faulty conditions; based on this assumption an interface circuitry to differentiate the information is represented in the schematic of fig. 26.

Figure 26.



PCB-LAYOUT GROUNDING (general rules)

The device has 2 distinct ground leads, P-GND(POWER GROUND) and S-GND (SIGNAL GROUND) which are practically disconnected from each other at chip level. Proper operation requires that P-GND and S-GND leads be connected together on the PCB-layout by means of reasonably low-resistance tracks.

As for the PCB-ground configuration, a star-like arrangement whose center is represented by the supply-filtering electrolytic capacitor ground is highly advisable. In such context, at least 2 separate paths have to be provided, one for P-GND and one for S-GND. The correct ground assignments are as follows:

STANDBY CAPACITOR, pin 7 (or any other standby driving networks): on S-GND SVR


CAPACITOR (pin 6): on S-GND and to be placed as close as possible to the device.

INPUT SIGNAL GROUND (from active/passive signal processor stages): on S-GND.


SUPPLY FILTERING CAPACITORS (pins 3,13): on P-GND. The (-) terminal of the electrolytic capacitor has to be directly tied to the battery (-) line and this should represent the starting point for all the ground paths.

TEST AND APPLICATION CIRCUIT


Quad stereo:



Double bridge:



Stereo/Bridge:



OUTLINE DRAWING

