

Dual High-Efficiency PWM Step-Down DC-DC Converter

General Description

The i D8213 is a dual high efficiency Pul se Width Modulated (PWM) step-down DC-DC c onverter. It is capable of delivering 1.2A output current over a wide input v oltage range f rom 2.6V to 5.5V, the i D8213 is ideally suited for port able electronic de vices that are powered from 1-cell Li-ion battery or from other power sources w ithin the range such as cel lular phones , PDAs and other handheld devices.

Two operat ional m odes are a vailable: PWM/Low-Dropout auto-switch and shutdown m odes. Internal synchronous rect ifier with low RDS(ON) dramatically reduces conduct ion loss at P WM mode. No external Schottky diode is required in practical application.

The i D8213 ent ers Low -Dropout mode when norm al PWM cannot provide regulated out put voltage by continuously turning on the upper PMOS. The iD8213 enter shutdo wn mode and consum es less than 0.1μ A when EN pin is pulled low.

The switching ripple is easily smoothed-out by s mall package fi Itering e lements due to a fixed operation frequency of 1.5MHz. This along with small TDFN-12L and T DFN-10 pac kage pr ovides small PCB ar ea application. O ther f eatures i nclude soft start, I ower internal r eference voltage w ith 3% accurac y, over temperature protection, and over current protection.

Ordering Information



Applications

- Mobile Phones
- Personal Information Appliances
- Wireless and DSL Modems
- MP3 Players
- Portable Instruments

Features

- 2.6V to 5.5V Input Range
- Adjustable Output Voltage
- 1.2A Output Current per Channel
- 95% Efficiency
- No Schottky Diode Required
- **40** μ A Quiescent Current per Channel
- 1.5MHz Fixed-Frequency PWM Operation
- Small TDFN-12 and TDFN-10 Package
- RoHS Compliant and Green

Marking Information

For marking information, please contact our sales representative directly or through distributor around your location.

Typical Application Circuit (Adjustable Operation)











Pin Configurations (Top View)



TDFN-12L Package





Absolute Maximum Ratings (Note 1)								
Supply Voltage V _{IN} 6V								
Power Dissipation, $P_D @ T_A=25$	5°C							
TDFN-12L / TDFN-10	2.083W							
Thermal Resistance, θ ja								
TDFN-12L / TDFN-10	48°C/W							
Lead Temperature	260°C							
Storage Temperature	-65°C to 150°C							
ESD Susceptibility HBM (Human Body Mode) MM (Machine Mode)	2 kV 2 00V							

Recommended Operating Conditions

In put Voltage V _{IN}	2.6 V to 5.5V
EN Input Voltage	0V to V_{IN}
Junction Temperature	-4 0°C to 125°C
Ambient Operating Temperature	-40°C to 85°C



Pin Description

Name	Description
VIN2	Power Input of Channel 2.
SW2	Pin for Switching of Channel 2.
GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
FB1	Feedback of Channel 1.
NC1, NC2	No Connection or Connect to VIN.
EN1	Chip Enable of Channel 1 (Active High). VEN1 \leq VIN1.
VIN1	Power Input of Channel 1.
SW1	Pin for Switching of Channel 1.
FB2	Feedback of Channel 2.
EN2	Chip Enable of Channel 2 (Active High). VEN2 \leq VIN2.

Function Block Diagram





Electrical Characteristics

(VIN = 3.6V, VOUT = 2.5V, VREF = 0.6V, L = 2.2uH, CIN = 4.7uF, COUT = 10uF, TA = 25°C, IMAX= 1.2A unless otherwise specified)

Parameters	Condition	Min	Тур	Max	Units
Channel 1 and Channel 2					
Input Voltage Range		2.6		5.5	V
Input UVLO	Rising, Hysteresis=90mV		2.31	2.45	V
Input Supply Current	VFB =0.65V		40	70	μA
Input Shutdown Current				1	μA
FB Feedback Voltage	VIN=2.6 to 5.5V	0.582	0.6	0.618	V
FB Input Current			0.01		μA
Output Voltage Range		0.6		VIN	V
Load Regulation	V _{OUT} =1.8V, I _{OUT} From 0.2A to 0.4A		0.1		%
Line Regulation	V _{IN} =2.6 to 5.5V		0.2		%/V
Switching Frequency			1.5		MHz
NMOS Switch On Resistance	I _{SW} =200mA		200		mΩ
PMOS Switch On Resistance	I _{SW} =200mA		280		mΩ
PMOS Switch Current Limit		1.5			Α
SW Leakage Current	V _{IN} =5.5V,V _{SW} =0 or 5.5V,EN= GND			10	μA
EN Input Current				1	μA
EN Input Low Voltage		0.4			V
EN Input High Voltage				1.5	V



Functional Description

The basic iD8213 application circuit is shown in Typical Application C ircuit. E xternal c omponent selection is determined by the maximum I oad current and begins with the selection of the inductor value and oper ating frequency followed by CIN and COUT.

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current ΔI_{L} increases with higher V_{IN} and decreases with higher inductance.

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f \times L}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN}}\right]$$

Having a lower ripple current reduces the ESR losses in the out put capacitors and the output voltage ripple. Highest efficiency operation is ach ieved at low frequency with s mall ripple cur rent. This, however, requires a large inductor.

A r easonable start ing po int for selecting the ripple current is $\Delta I_L = 0.4(I_{MAX})$. The largest ripple cur rent occurs at the highest VIN. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen acc ording t o t he following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L(MAX)}}\right] \times \left\{1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right\}$$

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or permalloy cores. A ctual core loss is i ndependent of core si ze f or a fix ed induc tor v alue but it is very dependent on t he i nductance s elected. As the inductance increases, core losses decrease. However, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite desi gns ha ve very low core loss es and are preferred a t high sw itching frequencies, so design goals can conc entrate on copper I oss and pre venting saturation. Ferrite cor e material saturates "hard", which means that inductance collapses abruptly when the peak design current is exceeded.

This results in an abrupt i ncrease in inductor ripple current and consequent output voltage ripple.

Do not allow the core to saturate!

Different cor e m aterials and shapes will c hange the size/current and pr ice/current rel ationship of an inductor. T oroid or shi elded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered i ron core inductors with similar characteristics. The choi ce o f which style inductor to use mainly depend on the price vs. s ize r equirements and any radiated field/EMI requirements.

CIN and COUT Selection

The input capacitance, CIN, is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent I arge ripple voltage, a low ES R i nput capacitor sized for the maximum RMS current should be used. RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where IRMS = IOUT/2. This sim ple worst-case condition is commonly us ed for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on onl y 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of COUT is determined by the effective

series re sistance (ESR) that is required to minimize voltage ripple and load step t ransients, as well as the amount of bulk capacitance that is necessary to ensure that the cont rol I oop is s table. Loop stability c an be checked by viewing the load transient respons e a s described in a later section.

The output ripple, ΔV_{OUT} , is determined by:

$$\Delta V_{OUT} \leq \Delta I_L \left[ESR + \frac{1}{8 f C_{OUT}} \right]$$

The output ripple is highest at maximum input voltage since ∆IL increases w ith i nput voltage. Mu Itiple capacitors placed in parallel may be needed t o meet the ESR and RMS current handling requirements. Dry tantalum, special pol ymer, al uminum el ectrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors of fer very low ESR but ha ve lower capacitance density than other types. T antalum c apacitors ha ve the highest capacitance densi ty but it is impor tant to only us e types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly hi gher ESR but can be used i n cost sensitive appli cations provided t hat consideration i s given to ripple current ratings and long-term reliability. Ceramic capacitors ha ve excellent I ow ESR characteristics but can hav e a high voltage coefficient and audible piezoelectric effects.

The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming a vailable in smaller case sizes. Their high ripple current, high voltage rating and low ES R make them i deal f or switching r egulator appli cations. However, care must be taken when the se capacitors are used at the input and out put. When a c eramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mi staken as loop instability. At worst, a sudden inr ush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

Output Voltage Programming

The resi stive divider allows the F B pin to sens e a fraction of the output voltage as shown in Figure 3.



Figure 3. Setting the Output Voltage

For adjustable voltage mode, the output voltage is set by an external resistive divider ac cording to the following equation :

VOUT = VREF x (1 + R1/R2)

Where V REF is the i nternal reference voltage (0. 6V typical)

PSM Mode

As the out put current drops, t he i D8213 ent ers discontinuous conduction mode (DCM). If a very light load current only requires the switch on time to be less than $1/10F_{OSC}$ (minimum on time), the IC enters pulseskipping mode. In this mode, the device prevents the switch from turning on for one or more switching cycles to pr event the out put v oltage from rising abo ve the regulated voltage. According this, when i D8213 enters in PSM mode will get higher eff iciency than P WM mode. Compared to normal PWM operation, the output ripple in pulse-skipping will be larger.

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It



is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce t he most im provement. E fficiency can be expressed as:

Efficiency = 100% - (L1+ L2+ L3+...)

where L1, L2, etc. are the i ndividual loss es as a percentage of input pow er. Although al I di ssipative elements in the c ircuit produce I osses, two m ain sources us ually account f or most of t he loss es: V_{IN} quiescent current and I₂R losses.

The V_{IN} quiescent current loss dominates the efficiency loss at v ery low load currents w hereas the l $_2$ R loss dominates the efficiency loss at medi um to high load currents. In a typical efficiency plot, the efficiency curve at v ery low load cur rents can be misleading since the actual power lost is of no consequence.

1. The V IN quiescent current appears due t o two components : the DC bias current and the gate charge currents. The gate charge current resul ts from switching the gat e c apacitance of the internal power MOSFET sw itches. E ach time the gate is switched from high to low to high again, a packet of charge ΔQ moves from VIN to ground.

The resul ting $\Delta Q/\Delta t$ is the curr ent out of VIN that is typically larger than the DC bias current. In continuous mode,

IGATECHG = f(QT + QB)

where Q_T and Q_B are the gate charges of the internal top and bot tom switches. B oth the DC bi as and gate charge I osses ar e proportional to V IN and t hus their effects w ill be more pronounced at higher supply voltages.

2. I₂R losses are calculated from the resistances of the internal sw itches, R sw and e xternal i nductor R_L. In continuous m ode the a verage output current f lowing through inductor L is "chopped" between t he m ain switch and t he synchronous switch. Thus, the s eries

resistance looking into the SW pin is a function of both top and botto m MOSFE T R DS(ON) and the dut y c ycle (DC) is shown as follows :

RSW = RDS(ON)TOP x DC + RDS(ON)BOT x (1 - DC)

The RDS(ON) for both the top and bottom MOSFETs can be obtained from the Typical P erformance Characteristics curves. T hus, to obtain I2R losses, simply add R sw to RL and m ultiply the result by the square of the average out put current. O ther loss es including C IN and C OUT ESR dissipative losses and inductor core loss es general ly account for I ess than 2% of the total loss.

Thermal Considerations

The maximum power di ssipation depends on t he thermal resistance of IC package, PCB I ayout, the rate of surroundings airflow and t emperature d ifference between j unction to ambient. The maximum power dissipation can be calculated by following formula :

$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \left(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}} \right) / \theta_{\mathsf{J}\mathsf{A}}$

Where T_J(MAX) is the maximum junction temperature, T_A is the ambient temperature and the θ_{JA} is the j unction to am bient t hermal resistance. F or recomm ended operating condi tions s pecification o f iD8213 DC/ DC converter, where T _J(MAX) is the maximum j unction temperature of t he d ie and T _A is the a mbient temperature. The junc tion t o am bient t hermal resistance θ_{JA} is layout dependent. For TDFN-12L 3x3 packages, the thermal resistance θ_{JA} is 48°C/W on the standard JEDEC 51-7 f our-layers thermal t est board. The maximum power dissipation at T_A = 25°C can be calculated by following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (48^{\circ}C/W) = 2.083W \text{ for}$ TDFN-12L 3x3 packages

The maximum power dissipation depends on operating ambient temperature f or fixed T $_{J(MAX)}$ and t hermal resistance θ_{JA} . For i D8213 pack ages, the F igure 4 o f derating curves allows the designer to see the effect of



rising ambient temperature on the maximum power allowed.



Checking Transient Response

The regulator loop r esponse can be c hecked by I ooking at the Ioad transient response. Switching regulators take several cycles to respond to a step in Ioad current. When a load step occurs, Vout immediately shifts by an amount equal to Δ ILOAD (ESR), where E SR is the effective series resistance of C out. Δ ILOAD also begins to charge or discharge Cout generating a feedback error signal used by the regulator to return Vout to its steady-state value. During this recovery time, Vout can be monitored for overshoot or ringing that would indicate a stability problem.

Component Supplier	iponent Ipplier Series		DCR (mΩ)	Current Rating (mA)	Dimensions (mm)	
TAIYO YUDEN	NR 3015	2.2	60	1480	3 x 3 x 1.5	
TAIYO YUDEN	NR 3015	4.7	120	1020	3 x 3 x 1.5	
Sumida	CDRH2D14	2.2	75	1500	4.5 x 3.2 x 1.55	
Sumida	CDRH2D14	4.7	135	1000	4.5 x 3.2 x 1.55	
GOTREND	GTSD32	2.2	58	1500	3.85 x 3.85 x 1.8	
GOTREND	GTSD32	4.7	146	1100	3.85 x 3.85 x 1.8	

Table 1. Recommended Inductors

Table 2. Recommended Capacitors for C_{IN} and C_{OUT}

Component Supplier	Part No.	Capacitance (µF)	Case Size
TDK	C1608JB0J475M	4.7	0603
TDK	C2012JB0J106M	10	0805
MURATA	GRM188R60J475KE19	4.7	0603
MURATA	GRM219R60J106ME19	10	0805
TAIYO YUDEN	JMK107BJ475RA	4.7	0603
TAIYO YUDEN	JMK107BJ106MA	10	0603
TAIYO YUDEN	JMK212BJ106RD	10	0805

idesyn

Layout Considerations

Follow the PCB layout guidelines for optimal performance of iD8213.

- For the main current paths, keep their traces short and wide.
- Put the input capacitor as close as possible to the device pins (VIN and GND).
- SW node is with high frequency voltage swing and should be kept sm all area. Keep analog components away from SW node to prevent stray capacitive noise pick-up.
- ► Connect f eedback network behind t he output capaci tors. Keep the I oop ar ea s mall. Pl ace the feedback components near the iD8213.
- Connect all analog grounds to a command node and then connect the command node to the power ground behind the output capacitors.



TDFN-12L Package



Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the iD8213. These items are also illustrated graphically in layout diagram. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the IN trace should be kept short, direct and wide.

2. Does the FB pin connect directly to the V_{OUT} ?

The R1 resistance must be connected between the (+) plate of C_{OUT1} .

The R3 resistance must be connected between the (+) plate of $C_{\mbox{\scriptsize OUT2}}.$

3. Does the (+) plate of C_{IN} connect to IN pin as closely as possible?

This capacitor avoided the AC current to the internal power MOSFETs.

4. Keep the switching node "SW" away from the sensitive FB node.

- 5. Keep the (–) plates of C_{IN1} and C_{OUT1} as close as possible.
- 6. Keep the (–) plates of C_{IN2} and C_{OUT2} as close as possible.



TDFN-10 Package

Packaging





SYMBOLS	DIMENSI	ONS IN MILL	IMETERS	DIMENSIONS IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX	
A	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0	0.025	0.05	0	0.0001	0.002	
A2		0.203REF			0.008REF		
b	0.150	0.215	0.280	0.006	0.0085	0.011	
D	2.9	3.0	3.1	0.114	0.118	0.122	
D1	1.450	1.575	1.7	0.057	0.062	0.067	
E	2.9	3.00	3.1	0.114	0.118	0.122	
E1	2.4	2.525	2.65	0.094	0.099	0.104	
L	0.3	0.4	0.5	0.012	0.016	0.02	
Р		0.45BSC			0.018BSC		
S		0.2 min			0.008min		

TDFN-10 (3mm x 3mm)







SYMBOLS	DIMENSIO	ONS IN MILL	IMETERS	DIMENSIONS IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX	
A	0.70	0.75	0.80	0.028	0.0295	0.031	
A1	0.00	0.01	0.03	0.000	0.0004	0.0012	
A3		0.2 REF			0.008		
b	0.18	0.23	0.28	0.0071	0.009	0.011	
D	2.95	3.0 BSC	3.03	0.116	0.118	0.119	
D1		2.2 BSC			0.087		
E	2.85	3.0 BSC	3.15	0.116	0.118	0.119	
E1		1.6 BSC			0.063		
е		0.5BSC			0.020		
L	0.30	0.40	0.50	0.012	0.016	0.020	
θ	-12°		0°	-12°			



Footprints

TDFN-12L (3mm x 3mm)



Package Number of PIN	Footprint Dimension (mm)								Toloranco	
		Р	Α	В	С	D	Sx	Sy	М	TOIErance
TDFN-12L 3x3	12	0.45	3.80	2.10	0.85	0.30	2.50	1.50	2.55	±0.030

TDFN-10 (3mm x 3mm)



Packago	Number of PIN		Footprint Dimension (mm)						Toloranco	
Раскауе		Р	А	В	С	D	Sx	Sy	М	TUETAILLE
DFN-10 (3x3)	10	0.50	3.80	2.10	0.85	0.30	2.50	1.50	2.30	±0.030