

# Appendix DAC-08 Motorola data sheet

Order this data sheet by DAC-08



## DAC-08

### Specifications and Applications Information

### HIGH SPEED 8-BIT MULTIPLYING D-TO-A CONVERTER

SILICON MONOLITHIC INTEGRATED CIRCUIT

#### HIGH SPEED 8-BIT MULTIPLYING D-TO-A CONVERTER


The DAC-08 series is a monolithic 8-bit high speed multiplying digital-to-analog converter, capable of settling to within 1/2 LSB (0.19%) in 85 ns. Monotonic multiplying performance is retained over a wide 40-to-1 reference current range. Full scale and reference currents are matched to within 1 LSB, therefore eliminating the need for full scale trim in most applications.

Dual complementary current outputs with high voltage compliance provide added versatility and allow differential mode of operation to effectively double the peak-to-peak output swing. In many applications, output current-to-voltage conversion can be accomplished without requiring an external op amp. Noise-immune inputs permit direct interface with TTL and DTL levels when the logic threshold control,  $V_{LC}$ , (Pin 1) is grounded. All other logic family thresholds are attainable by adjusting the voltage level of Pin 1. Performance characteristics are virtually unchanged over the entire  $\pm 4.5$  V to  $\pm 18$  V power supply range. Power consumption is typically 33 mW with  $\pm 5.0$  V supplies.



The DAC-08 is available in several versions, with nonlinearity as tight as  $\pm 0.1\%$  ( $\pm 1/4$  LSB) over temperature. All versions are guaranteed monotonic over 8 bits. For an extra margin of performance, Motorola utilizes thin-film resistors permitting very accurate resistive values which are extremely stable over temperature.

High performance characteristics along with low cost, make the DAC-08 an excellent selection for applications such as CRT displays, waveform generation, high-speed modems, and high-speed analog-to-digital converters.

- Fast Settling Time — 85 ns
- Full Scale Current Prematched to  $\pm 1$  LSB
- Nonlinearity Over Temperature to  $\pm 0.1\%$  Max
- Differential Current Outputs
- High Voltage Compliance Outputs — 10 V to +18 V
- Wide Range Multiplying Capability
- Inputs Compatible With TTL, DTL, CMOS, PMOS, ECL, HTL
- Low Full Scale Current Drift
- Wide Power Supply Range  $\pm 4.5$  V to  $\pm 18$  V
- Low Power Consumption
- Thin-Film Resistors
- Low Cost



#### PINOUT DIAGRAM



Device	Nonlinearity	Temperature Range	Package
DAC-08AQ	$\pm 0.1\%$	-55°C to +125°C	Ceramic
DAC-08Q	$\pm 0.19\%$		Ceramic
DAC-08HQ	$\pm 0.1\%$	0°C to +70°C	Ceramic
DAC-08EQ	$\pm 0.19\%$		Ceramic
DAC-08CQ	$\pm 0.39\%$		Ceramic
DAC-08CD	$\pm 0.39\%$		SO-16
DAC-08ED	$\pm 0.19\%$		SO-16
DAC-08HP	$\pm 0.1\%$		Plastic
DAC-08EP	$\pm 0.19\%$		Plastic
DAC-08CP	$\pm 0.39\%$		Plastic

# Appendix DAC-08 Motorola data sheet

DAC-08

## MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
V+ Supply to V-Supply	—	36	V
Logic Inputs	—	V- to V- Plus 36	V
Logic Threshold Control	V <sub>LC</sub>	V- to V+	V
Analog Current Outputs	I <sub>out</sub>	See Figure 7	mA
Reference Inputs (V14, V15)	V <sub>REF</sub>	V- to V+	V
Reference Input Differential Voltage (V14 to V15)	V <sub>REF(D)</sub>	±18	V
Reference Input Current (I14)	I <sub>REF</sub>	5.0	mA
Operating Temperature Range DAC-08AQ, Q DAC-08HQ, EQ, CQ, HP, EP, CP, ED, CD	T <sub>A</sub>	-55 to +125 0 to +70	°C
Storage Temperature	T <sub>A</sub>	-65 to +150	°C
Power Dissipation Derate above 100°C	P <sub>D</sub> R <sub>θJA</sub>	500 10	mW mW/°C

## ELECTRICAL CHARACTERISTICS (V<sub>S</sub> = ±15 V, I<sub>REF</sub> = 2.0 mA, T<sub>A</sub> = -55°C to +125°C, unless otherwise noted.)

Characteristic	Symbol	DAC-08A			DAC-08			Unit
		Min	Typ	Max	Min	Typ	Max	
Resolution	—	8	8	8	8	8	8	Bits
Monotonicity	—	8	8	8	8	8	8	Bits
Nonlinearity, T <sub>A</sub> = 0°C to +70°C	NL	—	—	±0.1	—	—	±0.19	%FS
Settling Time to ±1/2 LSB, Figure 24 (All Bits Switched On or Off, T <sub>A</sub> = 25°C)(Note 1)	t <sub>s</sub>	—	85	135	—	85	150	ns
Propagation Delay, T <sub>A</sub> = 25°C (Note 1)								ns
Each Bit	t <sub>PLH</sub>	—	35	60	—	35	60	
All Bits Switched	t <sub>PHL</sub>	—	35	60	—	35	60	
Full Scale Tempco	TC <sub>FS</sub>	—	±10	±50	—	±10	±80	ppm/°C
Output Voltage Compliance Full Scale Current Change < 1/2 LSB, R <sub>out</sub> > 20 megohm typ.	V <sub>OC</sub>	-10	—	+18	-10	—	+18	V
Full Range Current (V <sub>REF</sub> = 10.000 V; R14, R15 = 5.000 kΩ, T <sub>A</sub> = 25°C)	I <sub>FR4</sub>	1.984	1.992	2.000	1.94	1.99	2.04	mA
Full Range Symmetry (I <sub>FR4</sub> - I <sub>FR2</sub> )	I <sub>FRS</sub>	—	±0.5	±4.0	—	±1.0	±8.0	μA
Zero Scale Current	I <sub>ZS</sub>	—	0.1	1.0	—	0.2	2.0	μA
Output Current Range V- = -5.0 V	I <sub>OR1</sub>	0	—	2.1	0	—	2.1	mA
V- = -8.0 V to -18 V	I <sub>OR2</sub>	0	—	4.2	0	—	4.2	mA
Logic Input Levels (V <sub>LC</sub> = 0 V)								V
Logic "0"	V <sub>IL</sub>	—	—	0.8	—	—	0.8	
Logic "1"	V <sub>IH</sub>	2.0	—	—	2.0	—	—	
Logic Input Current (V <sub>LC</sub> = 0 V)								μA
Logic Input "0" (V <sub>in</sub> = -10 V to +0.8 V)	I <sub>IL</sub>	—	-2.0	-10	—	-2.0	-10	
Logic Input "1" (V <sub>in</sub> = +2.0 V to +18 V)	I <sub>IH</sub>	—	0.002	10	—	0.002	10	
Logic Input Swing, V- = -15 V	V <sub>IS</sub>	-10	—	+18	-10	—	+18	V
Logic Threshold Range, V <sub>S</sub> = ±15 V	V <sub>THR</sub>	-10	—	+13.5	-10	—	+13.5	V
Reference Bias Current	I <sub>I5</sub>	—	-1.0	-3.0	—	-1.0	-3.0	μA
Reference Input Slew Rate Figure 19 (Note 1)	di/dt	4.0	8.0	—	4.0	8.0	—	mA/μs
Power Supply Sensitivity (I <sub>REF</sub> = 1.0 mA)								%/%
V+ = 4.5 V to 18 V	PSS <sub>I<sub>FS</sub>+</sub>	—	±0.0003	±0.01	—	±0.0003	±0.01	
V- = -4.5 V to -18 V	PSS <sub>I<sub>FS</sub>-</sub>	—	±0.002	±0.01	—	±0.002	±0.01	
Power Supply Current								mA
V <sub>S</sub> = ±5.0 V, I <sub>REF</sub> = 1.0 mA	I+	—	2.3	3.8	—	2.3	3.8	
	I-	—	-4.3	-5.8	—	-4.3	-5.8	
V <sub>S</sub> = +5.0 V, -15 V, I <sub>REF</sub> = 2.0 mA	I+	—	2.4	3.8	—	2.4	3.8	
	I-	—	-6.4	-7.8	—	-6.4	-7.8	
V <sub>S</sub> = ±15 V, I <sub>REF</sub> = 2.0 mA	I+	—	2.5	3.8	—	2.5	3.8	
	I-	—	-6.5	-7.8	—	-6.5	-7.8	
Power Dissipation	P <sub>D</sub>							mW
V <sub>S</sub> = ±5.0 V, I <sub>REF</sub> = 1.0 mA	—	—	33	48	—	33	48	
V <sub>S</sub> = +5.0 V, -15 V, I <sub>REF</sub> = 2.0 mA	—	—	103	136	—	108	136	
V <sub>S</sub> = ±15 V, I <sub>REF</sub> = 2.0 mA	—	—	135	174	—	135	174	

Note 1. Parameter is not 100% tested; guaranteed by design.



**MOTOROLA Semiconductor Products Inc.**

# Appendix DAC-08 Motorola data sheet

## DAC-08

### ELECTRICAL CHARACTERISTICS ( $V_S = \pm 15\text{ V}$ , $I_{REF} = 2.0\text{ mA}$ , $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ , unless otherwise noted.)

Characteristic	Symbol	DAC-08H			DAC-08E			DAC-08C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Resolution	—	8	8	8	8	8	8	8	8	8	Bits
Monotonicity	—	8	8	8	8	8	8	8	8	8	Bits
Nonlinearity, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	NL	—	—	$\pm 0.1$	—	—	$\pm 0.19$	—	—	$\pm 0.39$	%FS
Settling Time to $\pm 1/2$ LSB (All Bits Switched On or Off, $T_A = 25^\circ\text{C}$ ) Figure 24 (Note 1)	$t_s$	—	85	135	—	85	150	—	85	150	ns
Propagation Delay, $T_A = 25^\circ\text{C}$ (Note 1) Each Bit All Bits Switched	$t_{PLH}$ $t_{PHL}$	—	35	60	—	35	60	—	35	60	ns
Full Scale Tempco	$TCI_{FS}$	—	$\pm 10$	$\pm 50$	—	$\pm 10$	$\pm 50$	—	$\pm 10$	$\pm 80$	ppm/ $^\circ\text{C}$
Output Voltage Compliance Full Scale Current Change < 1/2 LSB, $R_{out} > 20$ megohm typ.	$V_{OC}$	-10	—	+18	-10	—	+18	-10	—	+18	V
Full Range Current ( $V_{REF} = 10.000\text{ V}$ ; $R_{14}, R_{15} = 5.000\text{ k}\Omega$ ) $T_A = 25^\circ\text{C}$	$I_{FR4}$	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full Range Symmetry ( $I_{FR4} - I_{FR2}$ )	$I_{FRS}$	—	$\pm 0.5$	$\pm 4.0$	—	$\pm 1.0$	$\pm 8.0$	—	$\pm 2.0$	$\pm 16.0$	$\mu\text{A}$
Zero Scale Current	$I_{ZS}$	—	0.1	1.0	—	0.2	2.0	—	0.2	4.0	$\mu\text{A}$
Output Current Range $V_- = -5.0\text{ V}$ $V_- = -8.0\text{ V}$ to $-18\text{ V}$	$I_{OR1}$ $I_{OR2}$	0	—	2.1	0	—	2.1	0	—	2.1	mA
Logic Input Levels ( $V_{LC} = 0\text{ V}$ ) Logic "0" Logic "1"	$V_{IL}$ $V_{IH}$	—	—	0.8	—	—	0.8	—	—	0.8	V
Logic Input Current ( $V_{LC} = 0\text{ V}$ ) Logic Input "0" ( $V_{in} = -10\text{ V}$ to $+0.8\text{ V}$ ) Logic Input "1" ( $V_{in} = +2.0\text{ V}$ to $+18\text{ V}$ )	$I_{iL}$ $I_{iH}$	—	-2.0	-10	—	-2.0	-10	—	-2.0	-10	$\mu\text{A}$
Logic Input Swing, $V_- = -15\text{ V}$	$V_{IS}$	-10	—	+18	-10	—	+18	-10	—	+18	V
Logic Threshold Range, $V_S = \pm 15\text{ V}$	$V_{THR}$	-10	—	+13.5	-10	—	+13.5	-10	—	+13.5	V
Reference Bias Current	$I_{15}$	—	-1.0	-3.0	—	-1.0	-3.0	—	-1.0	-3.0	$\mu\text{A}$
Reference Input Slew Rate Figure 19 (Note 1)	$dl/dt$	4.0	8.0	—	4.0	8.0	—	4.0	8.0	—	mA/ $\mu\text{s}$
Power Supply Sensitivity ( $I_{REF} = 1.0\text{ mA}$ ) $V_+ = 4.5\text{ V}$ to $18\text{ V}$ $V_- = -4.5\text{ V}$ to $-18\text{ V}$	$PSSI_{FS+}$ $PSSI_{FS-}$	—	$\pm 0.0003$	$\pm 0.01$	—	$\pm 0.0003$	$\pm 0.01$	—	$\pm 0.0003$	$\pm 0.01$	%/%
Power Supply Current $V_S = \pm 5.0\text{ V}$ , $I_{REF} = 1.0\text{ mA}$ $V_S = +5.0\text{ V}$ , $-15\text{ V}$ , $I_{REF} = 2.0\text{ mA}$ $V_S = \pm 15\text{ V}$ , $I_{REF} = 2.0\text{ mA}$	$I_+$ $I_-$ $I_+$ $I_-$ $I_+$ $I_-$	—	2.3 -4.3 2.4 -6.4 2.5 -6.5	3.8 -5.8 3.8 -7.8 3.8 -7.8	—	2.3 -4.3 2.4 -6.4 2.5 -6.5	3.8 -25.8 3.8 -7.8 3.8 -7.8	—	2.3 -4.3 2.4 -6.4 2.5 -6.5	3.8 -5.8 3.8 -7.8 3.8 -7.8	mA
Power Dissipation $V_S = \pm 5.0\text{ V}$ , $I_{REF} = 1.0\text{ mA}$ $V_S = +5.0\text{ V}$ , $-15\text{ V}$ , $I_{REF} = 2.0\text{ mA}$ $V_S = \pm 15\text{ V}$ , $I_{REF} = 2.0\text{ mA}$	$P_D$	—	33 108 135	48 136 174	—	33 108 135	48 136 174	—	33 108 135	48 136 174	mW

Note 1. Parameter is not 100% tested; guaranteed by design.




**MOTOROLA** Semiconductor Products Inc.

# Appendix DAC-08 Motorola data sheet


DAC-08

## TYPICAL PERFORMANCE CURVES

**FIGURE 1 — FULL SCALE CURRENT versus REFERENCE CURRENT**




**FIGURE 2 — REFERENCE AMP COMMON MODE RANGE**




NOTE: Positive Common Mode Range is Always  $(V_+) - 1.5$  V

**FIGURE 3 — REFERENCE INPUT FREQUENCY RESPONSE**




Curve 1 —  $C_c = 15$  pF,  $V_{in} = 2.0$  V p-p Centered at +1.0 V (Large-Signal)  
Curve 2 —  $C_c = 15$  pF,  $V_{in} = 50$  mV p-p Centered at +200 mV (Small-Signal)


**FIGURE 4 — LSB PROPAGATION DELAY versus  $I_{FS}$**



**FIGURE 5 — LOGIC INPUT CURRENT versus INPUT VOLTAGE**



**FIGURE 6 —  $V_{TH} - V_{LC}$  versus TEMPERATURE**



**MOTOROLA** Semiconductor Products Inc.

DAC-08

TYPICAL PERFORMANCE CURVES

FIGURE 7 — OUTPUT CURRENT versus OUTPUT VOLTAGE (Output Voltage Compliance)




FIGURE 8 — OUTPUT VOLTAGE COMPLIANCE versus TEMPERATURE





FIGURE 9 — BIT TRANSFER CHARACTERISTICS



NOTE: B1-B8 have identical transfer characteristics. Bits are fully switched with less than 1/2 LSB error, at less than  $\pm 100 \text{ mV}$  from actual threshold. These switching points are guaranteed to lie between 0.8 V and 2.0 V over operating temperature range ( $V_{LC} = 0 \text{ V}$ ).

FIGURE 10 — POWER SUPPLY CURRENT versus  $V+$




FIGURE 11 — POWER SUPPLY CURRENT versus  $V-$





FIGURE 12 — POWER SUPPLY CURRENT versus TEMPERATURE



MOTOROLA Semiconductor Products Inc.

# Appendix DAC-08 Motorola data sheet

DAC-08

## BASIC CIRCUIT CONFIGURATIONS

FIGURE 13 — RECOMMENDED FULL SCALE ADJUSTMENT CIRCUIT




FIGURE 14 — POSITIVE LOW IMPEDANCE OUTPUT OPERATION




FIGURE 15 — NEGATIVE LOW IMPEDANCE OUTPUT OPERATION




FIGURE 16 — BASIC POSITIVE REFERENCE OPERATION





FIGURE 17 — BASIC NEGATIVE REFERENCE OPERATION



MOTOROLA Semiconductor Products Inc.

# Appendix DAC-08 Motorola data sheet

DAC-08

## BASIC CIRCUIT CONFIGURATIONS

FIGURE 18 — ACCOMMODATING BIPOLAR REFERENCES




FIGURE 19 — PULSED REFERENCE OPERATION





FIGURE 20 — BASIC UNIPOLAR NEGATIVE OPERATION




**MOTOROLA** Semiconductor Products Inc.

DAC-08


## BASIC CIRCUIT CONFIGURATIONS

FIGURE 21 -- BASIC BIPOLAR OUTPUT OPERATION



	B1	B2	B3	B4	B5	B6	B7	B8	EO	EO
Pos Full Range	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos Full Range -LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
Zero Scale +LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale -LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg Full Scale +LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Neg Full Scale	0	0	0	0	0	0	0	0	+10.000	-9.920

FIGURE 22 -- OFFSET BINARY OPERATION



	B1	B2	B3	B4	B5	B6	B7	B8	EO
Pos Full Range	1	1	1	1	1	1	1	1	-4.960
Zero Scale	1	0	0	0	0	0	0	0	0.000
Neg Full Scale +1 LSB	0	0	0	0	0	0	0	1	-4.960
Neg Full Scale	0	0	0	0	0	0	0	0	-5.000




**MOTOROLA** Semiconductor Products Inc.



# Appendix DAC-08 Motorola data sheet

DAC-08

FIGURE 23 -- INTERFACING WITH VARIOUS LOGIC FAMILIES



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.