



# **DAC0800/DAC0801/DAC0802 8-Bit Digital-to-Analog Converters**

### **General Description**

The DAC0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The DAC0800 series also features high compliance complementary current outputs to allow differential output voltages of 20 Vp-p with simple resistor loads as shown in Figure 1. The reference-to-full-scale current matching of better than  $\pm 1$  LSB eliminates the need for full-scale trims in most applications while the nonlinearities of better than  $\pm 0.1\%$  over temperature minimizes system error accumulations.


The noise immune inputs of the DAC0800 series will accept TTL levels with the logic threshold pin,  $V_{LC}$ , grounded. Changing the  $V_{LC}$  potential will allow direct interface to other logic families. The performance and characteristics of the device are essentially unchanged over the full  $\pm 4.5V$  to  $\pm 18V$  power supply range; power dissipation is only 33 mW with  $\pm 5V$  supplies and is independent of the logic input states.

The DAC0800, DAC0802, DAC0800C, DAC0801C and DAC0802C are a direct replacement for the DAC-08, DAC-08A, DAC-08C, DAC-08E and DAC-08H, respectively.

## Features

- |  |               |
|--|---------------|
| ■ Fast settling output current                       | 100 ns        |
| ■ Full scale error                                   | ±1 LSB        |
| ■ Nonlinearity over temperature                      | ±0.1%         |
| ■ Full scale current drift                           | ±10 ppm/°C    |
| ■ High output compliance                             | -10V to +18V  |
| ■ Complementary current outputs                      |               |
| ■ Interface directly with TTL, CMOS, PMOS and others |               |
| ■ 2 quadrant wide range multiplying capability       |               |
| ■ Wide power supply range                            | ±4.5V to ±18V |
| ■ Low power consumption                              | 33 mW at ±5V  |
| ■ Low cost   |               |

### **Typical Applications**



**FIGURE 1.**  $\pm 20$  V<sub>P-P</sub> Output Digital-to-Analog Converter (Note 4)

T1/H/5898-1

#### **Ordering Information**

Non-Linearity	Temperature Range	Order Numbers				
		J Package (J16A)*		N Package (N16A)*		SO Package (M16A)
±0.1% FS	-55°C ≤ TA ≤ +125°C	DAC0802LJ	DAC-08AQ			
±0.1% FS	0°C ≤ TA ≤ +70°C	DAC0802LCJ	DAC-08HQ	DAC0802LCN	DAC-08HP	DAC0802LCM
±0.19% FS	-55°C ≤ TA ≤ +125°C	DAC0800LJ	DAC-08Q			
±0.19% FS	0°C ≤ TA ≤ +70°C	DAC0800LCJ	DAC-08EQ	DAC0800LCN	DAC-08EP	DAC0800LCM
±0.39% FS	0°C ≤ TA ≤ +70°C	DAC0801LCJ	DAC-08CQ	DAC0801LCN	DAC-08CP	DAC0801LCM

\*Devices may be ordered by using either order number.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V^+ - V^-$ )	$\pm 18V$ or $36V$
Power Dissipation (Note 2)	500 mW
Reference Input Differential Voltage (V14 to V15)	$V^-$ to $V^+$
Reference Input Common-Mode Range (V14, V15)	$V^-$ to $V^+$
Reference Input Current	5 mA
Logic Inputs	$V^-$ to $V^-$ plus $36V$
Analog Current Outputs ( $V_S^- = -15V$ )	4.25 mA
ESD Susceptibility (Note 3)	TBD V
Storage Temperature	-65°C to +150°C

Lead Temp. (Soldering, 10 seconds)

Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

**Operating Conditions** (Note 1)

	Min	Max	Units
Temperature ( $T_A$ )			
DAC0802L	-55	+125	°C
DAC0800L	-55	+125	°C
DAC0800LC	0	+70	°C
DAC0801LC	0	+70	°C
DAC0802LC	0	+70	°C

**Electrical Characteristics** The following specifications apply for  $V_S = \pm 15V$ ,  $I_{REF} = 2$  mA and  $T_{MIN} \leq T_A \leq T_{MAX}$  unless otherwise specified. Output characteristics refer to both  $I_{OUT}$  and  $|I_{OUT}|$ .

Symbol	Parameter	Conditions	DAC0802L/ DAC0802LC			DAC0800L/ DAC0800LC			DAC0801LC			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	Resolution Monotonicity Nonlinearity		8 8	8 8	8 $\pm 0.1$	8 8	8 8	8 $\pm 0.19$	8 8	8 8	8 $\pm 0.39$	Bits Bits %FS
$t_s$	Settling Time	To $\pm 1/2$ LSB, All Bits Switched "ON" or "OFF", $T_A = 25^\circ C$ DAC0800L DAC0800LC		100	135		100	135	100	150	ns	ns ns
$t_{PLH}, t_{PHL}$	Propagation Delay Each Bit All Bits Switched	$T_A = 25^\circ C$		35 35	60 60		35 35	60 60	35 35	60 60	ns ns	
$T_{ClFS}$	Full Scale Tempco			$\pm 10$	$\pm 50$		$\pm 10$	$\pm 50$	$\pm 10$	$\pm 80$	ppm/°C	
$V_{OC}$	Output Voltage Compliance	Full Scale Current Change $<1/2$ LSB, $R_{OUT} > 20 M\Omega$ Typ	-10		18	-10		18	-10	18	V	
$I_{FS4}$	Full Scale Current	$V_{REF} = 10.000V$ , $R_{14} = 5.000 k\Omega$ , $R_{15} = 5.000 k\Omega$ , $T_A = 25^\circ C$	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
$I_{FS5}$	Full Scale Symmetry	$ I_{FS4} - I_{FS2} $		$\pm 0.5$	$\pm 4.0$		$\pm 1$	$\pm 8.0$		$\pm 2$	$\pm 16$	μA
$I_{ZS}$	Zero Scale Current			0.1	1.0		0.2	2.0		0.2	4.0	μA
$I_{FSR}$	Output Current Range	$V^- = -5V$ $V^- = -8V$ to $-18V$	0 0	2.0 2.0	2.1 4.2	0 0	2.0 2.0	2.1 4.2	0 0	2.0 2.0	2.1 4.2	mA mA
$V_{IL}$ $V_{IH}$	Logic Input Levels Logic "0" Logic "1"	$V_{LG} = 0V$	2.0		0.8	2.0		0.8	2.0		0.8	V V
$I_{IL}$ $I_{IH}$	Logic Input Current Logic "0" Logic "1"	$V_{LG} = 0V$ $-10V \leq V_{IN} \leq +0.8V$ $2V \leq V_{IN} \leq +10V$		-2.0 0.002	-10 10		-2.0 0.002	-10 10	-2.0 0.002	-10 10	μA μA	
$V_{IS}$	Logic Input Swing	$V^- = -15V$	-10		18	-10		18	-10	18	V	
$V_{THR}$	Logic Threshold Range	$V_S = \pm 15V$	-10		13.5	-10		13.5	-10	13.5	V	
$I_{IB}$	Reference Bias Current			-1.0	-3.0		-1.0	-3.0		-1.0	-3.0	μA
$dI/dt$	Reference Input Slew Rate	(Figure 12)	4.0	8.0		4.0	8.0		4.0	8.0		mA/μs
PSS <sub>FS+</sub>	Power Supply Sensitivity	$4.5V \leq V^+ \leq 18V$		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
PSS <sub>FS-</sub>		$-4.5V \leq V^- \leq 18V$ $ I_{REF}  = 1mA$		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
$I_+$ $I_-$	Power Supply Current	$V_S = \pm 5V$ , $ I_{REF}  = 1$ mA		2.3 -4.3	3.8 -5.8		2.3 -4.3	3.8 -5.8		2.3 -4.3	3.8 -5.8	mA mA
$I_+$ $I_-$		$V_S = 5V, -15V$ , $ I_{REF}  = 2$ mA		2.4 -6.4	3.8 -7.8		2.4 -6.4	3.8 -7.8		2.4 -6.4	3.8 -7.8	mA mA
$I_+$ $I_-$		$V_S = \pm 15V$ , $ I_{REF}  = 2$ mA		2.5 -6.5	3.8 -7.8		2.5 -6.5	3.8 -7.8		2.5 -6.5	3.8 -7.8	mA mA

## Electrical Characteristics (Continued)

The following specifications apply for  $V_S = \pm 15V$ ,  $I_{REF} = 2\text{ mA}$  and  $T_{MIN} \leq T_A \leq T_{MAX}$  unless otherwise specified. Output characteristics refer to both  $I_{OUT}$  and  $\bar{I}_{OUT}$ .

Symbol	Parameter	Conditions	DAC0802L/ DAC0802LC			DAC0800L/ DAC0800LC			DAC0801LC			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
P <sub>D</sub>	Power Dissipation	$\pm 5V, I_{REF} = 1\text{ mA}$ $5V, -15V, I_{REF} = 2\text{ mA}$ $\pm 15V, I_{REF} = 2\text{ mA}$		33 108 135	48 136 174		33 108 135	48 136 174		33 108 135	48 136 174	mW

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.


Note 2: The maximum junction temperature of the DAC0800, DAC0801 and DAC0802 is  $125^\circ\text{C}$ . For operating at elevated temperatures, devices in the Dual-In-Line package must be derated based on a thermal resistance of  $100^\circ\text{C}/\text{W}$ , Junction-to-ambient,  $175^\circ\text{C}/\text{W}$  for the molded Dual-In-Line N package and  $100^\circ\text{C}/\text{W}$  for the Small Outline M package.

Note 3: Human body model,  $100\text{ pF}$  discharged through a  $1.5\text{ k}\Omega$  resistor.


Note 4: Pin-out numbers for the DAC080X represent the Dual-In-Line package. The Small Outline package pin-out differs from the Dual-In-Line package.

## Connection Diagrams

Dual-In-Line Package



Small Outline Package




TL/H/5688-13

Top View

Top View

See Ordering Information

## Block Diagram (Note 4)




4


TL/H/5688-2

## Typical Performance Characteristics


**Full Scale Current vs Reference Current**



**LSB Propagation Delay Vs I<sub>FS</sub>**



**Reference Input Frequency Response**




Curve 1: C<sub>C</sub>=15 pF, V<sub>IN</sub>=2 V<sub>pp</sub> centered at 1V.

Curve 2: C<sub>C</sub>=15 pF, V<sub>IN</sub>=50 mV<sub>pp</sub> centered at 200 mV.


Curve 3: C<sub>C</sub>=0 pF, V<sub>IN</sub>=100 mV<sub>pp</sub> at 0V and applied through 50 Ω connected to pin 14.2V applied to R14.

**Reference Amp Common-Mode Range**




Note, Positive common-mode range is always (V+) - 1.5V


**Logic Input Current vs Input Voltage**




**V<sub>TH</sub> - V<sub>LC</sub> vs Temperature**




**Output Current vs Output Voltage (Output Voltage Compliance)**



**Output Voltage Compliance vs Temperature**




**Bit Transfer Characteristics**




Note, B1-B8 have identical transfer characteristics. Bits are fully switched with less than 1/2 LSB error, at less than ±100 mV from actual threshold. These switching points are guaranteed to lie between 0.8 and 2V over the operating temperature range (V<sub>IO</sub> = 0V).

## Typical Performance Characteristics (Continued)


### Power Supply Current vs +V



### Power Supply Current vs -V




### Power Supply Current vs Temperature



TL/H/5686-4


## Equivalent Circuit



TL/H/5686-16

FIGURE 2

## Typical Applications (Continued)



$$I_{FS} \approx \frac{+V_{REF}}{R_{REF}} \times \frac{255}{256}$$

$$I_O + \bar{I}_O = I_{FS} \text{ for all logic states}$$

For fixed reference, TTL operation, typical values are:

$$V_{REF} = 10.000V$$

$$R_{REF} = 5.000k\Omega$$

$$R_{15} \approx R_{REF}$$


$$C_c = 0.01 \mu F$$

$$V_{LC} = 0V \text{ (Ground)}$$


TL/H/5686-5

FIGURE 3. Basic Positive Reference Operation (Note 4)

4



TL/H/5686-21



TL/H/5686-16


$$I_{FS} \approx \frac{-V_{REF}}{R_{REF}} \times \frac{255}{256}$$

Note, R<sub>REF</sub> sets I<sub>FS</sub>; R<sub>15</sub> is for bias current cancellation

FIGURE 4. Recommended Full Scale Adjustment Circuit (Note 4)


FIGURE 5. Basic Negative Reference Operation (Note 4)

## Typical Applications (Continued)




	B1	B2	B3	B4	B5	B6	B7	B8	I <sub>O</sub> mA	I <sub>O</sub> mA	E <sub>O</sub>	E <sub>O</sub>
Full Scale	1	1	1	1	1	1	1	1	1.992	0.000	-9.960	0.000
Full Scale-LSB	1	1	1	1	1	1	1	0	1.984	0.008	-9.920	-0.040
Half Scale+LSB	1	0	0	0	0	0	0	1	1.008	0.984	-5.040	-4.920
Half Scale	1	0	0	0	0	0	0	0	1.000	0.992	-5.000	-4.960
Half Scale-LSB	0	1	1	1	1	1	1	1	0.992	1.000	-4.960	-5.000
Zero Scale+LSB	0	0	0	0	0	0	0	1	0.008	1.984	-0.040	-9.920
Zero Scale	0	0	0	0	0	0	0	0	0.000	1.992	0.000	-9.960

FIGURE 6. Basic Unipolar Negative Operation (Note 4)



	B1	B2	B3	B4	B5	B6	B7	B8	E <sub>O</sub>	E <sub>O</sub>
Pos. Full Scale	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos. Full Scale-LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
Zero Scale+LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale-LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg. Full Scale+LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Neg. Full Scale	0	0	0	0	0	0	0	0	+10.000	-9.920


FIGURE 7. Basic Bipolar Output Operation (Note 4)

If  $R_L = \bar{R}_L$  within  $\pm 0.05\%$ , output is symmetrical about ground

	B1	B2	B3	B4	B5	B6	B7	B8	E <sub>O</sub>
Pos. Full Scale	1	1	1	1	1	1	1	1	+9.960
Pos. Full Scale-LSB	1	1	1	1	1	1	1	0	+9.880
(+)Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-)Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg. Full Scale+LSB	0	0	0	0	0	0	0	1	-9.880
Neg. Full Scale	0	0	0	0	0	0	0	0	-9.960


FIGURE 8. Symmetrical Offset Binary Operation (Note 4)

## Typical Applications (Continued)



For complementary output (operation as negative logic DAC), connect inverting input of op amp to  $\bar{I}_O$  (pin 2); connect  $I_O$  (pin 4) to ground.


**FIGURE 9. Positive Low Impedance Output Operation (Note 4)**



For complementary output (operation as a negative logic DAC) connect non-inverting input of op amp to  $\bar{I}_O$  (pin 2); connect  $I_O$  (pin 4) to ground.

**FIGURE 10. Negative Low Impedance Output Operation (Note 4)**

$V_{TH} = V_{LC} + 1.4V$   
15V CMOS, HTL, HNIL  
 $V_{TH} = 7.6V$



Note. Do not exceed negative logic input range of DAC.


**FIGURE 11. Interfacing with Various Logic Families**

Typical values:  $R_{IN} = 5k$ ,  $+V_{IN} = 10V$


**FIGURE 12. Pulsed Reference Operation (Note 4)**

## Typical Applications (Continued)

(a)  $I_{REF} \geq$  peak negative swing of  $I_{IN}$




(b)  $+V_{REF}$  must be above peak positive swing of  $V_{IN}$



TL/H/5688-11

FIGURE 13. Accommodating Bipolar References (Note 4)


FOR TURN "ON",  $V_L = 2.7V$   
FOR TURN "OFF",  $V_L = 0.7V$



TL/H/5688-7

FIGURE 14. Settling Time Measurement (Note 4)

## Typical Applications (Continued)



Note. For 1  $\mu$ s conversion time with 8-bit resolution and 7-bit accuracy, an LM361 comparator replaces the LM319 and the reference current is doubled by reducing R1, R2 and R3 to 2.5 k $\Omega$  and R4 to 2 M $\Omega$ .

TL/H/5688-8

FIGURE 15. A Complete 2  $\mu$ s Conversion Time, 8-Bit A/D Converter (Note 4)